Home
last modified time | relevance | path

Searched refs:mmUVD_CONTEXT_ID (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v3_1.c115 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0)); in uvd_v3_1_ring_emit_fence()
146 WREG32(mmUVD_CONTEXT_ID, 0xCAFEDEAD); in uvd_v3_1_ring_test_ring()
151 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0)); in uvd_v3_1_ring_test_ring()
155 tmp = RREG32(mmUVD_CONTEXT_ID); in uvd_v3_1_ring_test_ring()
H A Duvd_v4_2.c481 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0)); in uvd_v4_2_ring_emit_fence()
512 WREG32(mmUVD_CONTEXT_ID, 0xCAFEDEAD); in uvd_v4_2_ring_test_ring()
517 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0)); in uvd_v4_2_ring_test_ring()
521 tmp = RREG32(mmUVD_CONTEXT_ID); in uvd_v4_2_ring_test_ring()
H A Duvd_v5_0.c497 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0)); in uvd_v5_0_ring_emit_fence()
528 WREG32(mmUVD_CONTEXT_ID, 0xCAFEDEAD); in uvd_v5_0_ring_test_ring()
532 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0)); in uvd_v5_0_ring_test_ring()
536 tmp = RREG32(mmUVD_CONTEXT_ID); in uvd_v5_0_ring_test_ring()
H A Duvd_v6_0.c928 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0)); in uvd_v6_0_ring_emit_fence()
991 WREG32(mmUVD_CONTEXT_ID, 0xCAFEDEAD); in uvd_v6_0_ring_test_ring()
996 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0)); in uvd_v6_0_ring_test_ring()
1000 tmp = RREG32(mmUVD_CONTEXT_ID); in uvd_v6_0_ring_test_ring()
H A Duvd_v7_0.c1187 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_CONTEXT_ID), 0)); in uvd_v7_0_ring_emit_fence()
1257 WREG32_SOC15(UVD, ring->me, mmUVD_CONTEXT_ID, 0xCAFEDEAD); in uvd_v7_0_ring_test_ring()
1263 PACKET0(SOC15_REG_OFFSET(UVD, ring->me, mmUVD_CONTEXT_ID), 0)); in uvd_v7_0_ring_test_ring()
1267 tmp = RREG32_SOC15(UVD, ring->me, mmUVD_CONTEXT_ID); in uvd_v7_0_ring_test_ring()
H A Dvcn_v1_0.c51 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_CONTEXT_ID),
1515 PACKET0(SOC15_REG_OFFSET(UVD, 0, mmUVD_CONTEXT_ID), 0)); in vcn_v1_0_dec_ring_emit_fence()
H A Dvcn_v2_0.c59 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_CONTEXT_ID),
H A Dvcn_v2_5.c62 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_CONTEXT_ID),
H A Dvcn_v3_0.c66 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_CONTEXT_ID),
/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_d.h38 #define mmUVD_CONTEXT_ID 0x3DBD macro
H A Duvd_4_2_d.h81 #define mmUVD_CONTEXT_ID 0x3dbd macro
H A Duvd_3_1_d.h83 #define mmUVD_CONTEXT_ID 0x3dbd macro
H A Duvd_5_0_d.h87 #define mmUVD_CONTEXT_ID 0x3dbd macro
H A Duvd_6_0_d.h103 #define mmUVD_CONTEXT_ID 0x3dbd macro
H A Duvd_7_0_offset.h218 #define mmUVD_CONTEXT_ID … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h404 #define mmUVD_CONTEXT_ID … macro
H A Dvcn_2_5_offset.h545 #define mmUVD_CONTEXT_ID … macro
H A Dvcn_2_0_0_offset.h726 #define mmUVD_CONTEXT_ID … macro
H A Dvcn_3_0_0_offset.h875 #define mmUVD_CONTEXT_ID … macro