Home
last modified time | relevance | path

Searched refs:mmCP_PFP_IC_OP_CNTL (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v10_0.c5974 tmp = RREG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTL); in gfx_v10_0_rlc_backdoor_autoload_config_pfp_cache()
5976 WREG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTL, tmp); in gfx_v10_0_rlc_backdoor_autoload_config_pfp_cache()
5980 tmp = RREG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTL); in gfx_v10_0_rlc_backdoor_autoload_config_pfp_cache()
6147 tmp = RREG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTL); in gfx_v10_0_cp_gfx_load_pfp_microcode()
6149 WREG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTL, tmp); in gfx_v10_0_cp_gfx_load_pfp_microcode()
6153 tmp = RREG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTL); in gfx_v10_0_cp_gfx_load_pfp_microcode()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h10271 #define mmCP_PFP_IC_OP_CNTL macro