Home
last modified time | relevance | path

Searched refs:mmCP_ME_IC_OP_CNTL (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v10_0.c5781 tmp = RREG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTL); in gfx_v10_0_rlc_backdoor_autoload_config_me_cache()
5783 WREG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTL, tmp); in gfx_v10_0_rlc_backdoor_autoload_config_me_cache()
5787 tmp = RREG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTL); in gfx_v10_0_rlc_backdoor_autoload_config_me_cache()
6183 tmp = RREG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTL); in gfx_v10_0_cp_gfx_load_me_microcode()
6185 WREG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTL, tmp); in gfx_v10_0_cp_gfx_load_me_microcode()
6189 tmp = RREG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTL); in gfx_v10_0_cp_gfx_load_me_microcode()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h10279 #define mmCP_ME_IC_OP_CNTL … macro
H A Dgc_10_3_0_offset.h9989 #define mmCP_ME_IC_OP_CNTL … macro