Home
last modified time | relevance | path

Searched refs:min_dcfclk_mhz (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn401/
H A Ddcn401_fpu.c22 uint16_t min_dcfclk_mhz = clk_mgr->bw_params->clk_table.entries[0].dcfclk_mhz; in dcn401_build_wm_range_table_fpu() local
44 clk_mgr->bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn401_build_wm_range_table_fpu()
69 clk_mgr->bw_params->wm_table.nv_entries[WM_C].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn401_build_wm_range_table_fpu()
90 clk_mgr->bw_params->wm_table.nv_entries[WM_D].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn401_build_wm_range_table_fpu()
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_policy.c127 unsigned int min_dcfclk_mhz = p->in_states->state_array[0].dcfclk_mhz; in dml2_policy_build_synthetic_soc_states() local
259 if (p->out_states->state_array[i].dcfclk_mhz < min_dcfclk_mhz) { in dml2_policy_build_synthetic_soc_states()
260 p->out_states->state_array[i].dcfclk_mhz = min_dcfclk_mhz; in dml2_policy_build_synthetic_soc_states()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddml1_display_rq_dlg_calc.c1023 double min_dcfclk_mhz; in dml1_rq_dlg_get_dlg_params() local
1162 min_dcfclk_mhz = dlg_sys_param->deepsleep_dcfclk_mhz; in dml1_rq_dlg_get_dlg_params()
1163 t_calc_us = prefetch_xy_calc_in_dcfclk / min_dcfclk_mhz; in dml1_rq_dlg_get_dlg_params()
1178 DTRACE("DLG: %s: min_dcfclk_mhz = %3.2f", __func__, min_dcfclk_mhz); in dml1_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn321/
H A Ddcn321_fpu.c351 unsigned int min_dcfclk_mhz = 199, min_fclk_mhz = 299; in build_synthetic_soc_states() local
553 if (table[i].dcfclk_mhz < min_dcfclk_mhz) { in build_synthetic_soc_states()
554 table[i].dcfclk_mhz = min_dcfclk_mhz; in build_synthetic_soc_states()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_rq_dlg_calc_21.c859 double min_dcfclk_mhz; in dml_rq_dlg_get_dlg_params() local
975 min_dcfclk_mhz = dlg_sys_param->deepsleep_dcfclk_mhz; in dml_rq_dlg_get_dlg_params()
988 min_dcfclk_mhz); in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_rq_dlg_calc_20.c813 double min_dcfclk_mhz; in dml20_rq_dlg_get_dlg_params() local
929 min_dcfclk_mhz = dlg_sys_param->deepsleep_dcfclk_mhz; in dml20_rq_dlg_get_dlg_params()
941 min_dcfclk_mhz); in dml20_rq_dlg_get_dlg_params()
H A Ddisplay_rq_dlg_calc_20v2.c813 double min_dcfclk_mhz; in dml20v2_rq_dlg_get_dlg_params() local
929 min_dcfclk_mhz = dlg_sys_param->deepsleep_dcfclk_mhz; in dml20v2_rq_dlg_get_dlg_params()
942 min_dcfclk_mhz); in dml20v2_rq_dlg_get_dlg_params()
H A Ddcn20_fpu.c1865 if (dc->bb_overrides.min_dcfclk_mhz > 0) { in dcn20_update_bounding_box()
1866 min_dcfclk = dc->bb_overrides.min_dcfclk_mhz; in dcn20_update_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/
H A Ddcn401_clk_mgr.c178 uint16_t min_dcfclk_mhz = clk_mgr->bw_params->clk_table.entries[0].dcfclk_mhz; in dcn401_build_wm_range_table() local
183 clk_mgr->bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn401_build_wm_range_table()
196 clk_mgr->bw_params->wm_table.nv_entries[WM_1A].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn401_build_wm_range_table()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddcn32_fpu.c195 uint16_t min_dcfclk_mhz = clk_mgr->base.bw_params->clk_table.entries[0].dcfclk_mhz; in dcn32_build_wm_range_table_fpu() local
217 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn32_build_wm_range_table_fpu()
242 clk_mgr->base.bw_params->wm_table.nv_entries[WM_C].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn32_build_wm_range_table_fpu()
263 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn32_build_wm_range_table_fpu()
2803 unsigned int min_dcfclk_mhz = 199, min_fclk_mhz = 299; in build_synthetic_soc_states() local
3003 if (table[i].dcfclk_mhz < min_dcfclk_mhz) { in build_synthetic_soc_states()
3004 table[i].dcfclk_mhz = min_dcfclk_mhz; in build_synthetic_soc_states()