Home
last modified time | relevance | path

Searched refs:merge_3d (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_12_2_glymur.h243 .merge_3d = MERGE_3D_0,
249 .merge_3d = MERGE_3D_0,
255 .merge_3d = MERGE_3D_1,
261 .merge_3d = MERGE_3D_1,
267 .merge_3d = MERGE_3D_2,
273 .merge_3d = MERGE_3D_2,
279 .merge_3d = MERGE_3D_3,
285 .merge_3d = MERGE_3D_3,
291 .merge_3d = MERGE_3D_4,
296 .merge_3d = MERGE_3D_4,
[all …]
/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_wb.c244 if (mode_3d && hw_pp && hw_pp->merge_3d) in dpu_encoder_phys_wb_setup_ctl()
245 intf_cfg.merge_3d = hw_pp->merge_3d->idx; in dpu_encoder_phys_wb_setup_ctl()
250 if (hw_pp && hw_pp->merge_3d && hw_pp->merge_3d->ops.setup_3d_mode) in dpu_encoder_phys_wb_setup_ctl()
251 hw_pp->merge_3d->ops.setup_3d_mode(hw_pp->merge_3d, mode_3d); in dpu_encoder_phys_wb_setup_ctl()
302 hw_pp && hw_pp->merge_3d) in _dpu_encoder_phys_wb_update_flush()
304 hw_pp->merge_3d->idx); in _dpu_encoder_phys_wb_update_flush()
H A Ddpu_encoder_phys_vid.c311 if (intf_cfg.mode_3d && phys_enc->hw_pp->merge_3d) in dpu_encoder_phys_vid_setup_timing_engine()
312 intf_cfg.merge_3d = phys_enc->hw_pp->merge_3d->idx; in dpu_encoder_phys_vid_setup_timing_engine()
325 if (phys_enc->hw_pp->merge_3d) in dpu_encoder_phys_vid_setup_timing_engine()
326 phys_enc->hw_pp->merge_3d->ops.setup_3d_mode(phys_enc->hw_pp->merge_3d, intf_cfg.mode_3d); in dpu_encoder_phys_vid_setup_timing_engine()
478 phys_enc->hw_pp->merge_3d) in dpu_encoder_phys_vid_enable()
479 ctl->ops.update_pending_flush_merge_3d(ctl, phys_enc->hw_pp->merge_3d->idx); in dpu_encoder_phys_vid_enable()
H A Ddpu_rm.c74 const struct dpu_merge_3d_cfg *merge_3d = &cat->merge_3d[i]; in dpu_rm_init() local
76 hw = dpu_hw_merge_3d_init(dev, merge_3d, mmio); in dpu_rm_init()
83 rm->merge_3d_blks[merge_3d->id - MERGE_3D_0] = &hw->base; in dpu_rm_init()
97 if (pp->merge_3d && pp->merge_3d < MERGE_3D_MAX) in dpu_rm_init()
98 hw->merge_3d = to_dpu_hw_merge_3d(rm->merge_3d_blks[pp->merge_3d - MERGE_3D_0]); in dpu_rm_init()
H A Ddpu_hw_merge3d.h20 void (*setup_3d_mode)(struct dpu_hw_merge_3d *merge_3d,
H A Ddpu_hw_pingpong.h105 struct dpu_hw_merge_3d *merge_3d; member
H A Ddpu_hw_catalog.h454 u32 merge_3d; member
720 const struct dpu_merge_3d_cfg *merge_3d; member
H A Ddpu_hw_ctl.h54 enum dpu_merge_3d merge_3d; member
H A Ddpu_encoder.c2305 if (phys_enc->hw_pp && phys_enc->hw_pp->merge_3d) { in dpu_encoder_helper_phys_cleanup()
2306 phys_enc->hw_pp->merge_3d->ops.setup_3d_mode(phys_enc->hw_pp->merge_3d, in dpu_encoder_helper_phys_cleanup()
2310 phys_enc->hw_pp->merge_3d->idx); in dpu_encoder_helper_phys_cleanup()
2337 if (phys_enc->hw_pp && phys_enc->hw_pp->merge_3d) in dpu_encoder_helper_phys_cleanup()
2338 intf_cfg.merge_3d = phys_enc->hw_pp->merge_3d->idx; in dpu_encoder_helper_phys_cleanup()