Home
last modified time | relevance | path

Searched refs:mac_idx (Results 1 – 25 of 29) sorted by relevance

12

/linux/drivers/net/wireless/realtek/rtw89/
H A Dphy_be.c576 enum rtw89_mac_idx mac_idx) in rtw89_phy_bb_wrap_tpu_set_all() argument
580 addr = rtw89_mac_reg_by_idx(rtwdev, R_BE_PWR_FTM_SS, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
584 t = rtw89_mac_reg_by_idx(rtwdev, addr, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
588 t = rtw89_mac_reg_by_idx(rtwdev, addr, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
592 t = rtw89_mac_reg_by_idx(rtwdev, addr, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
596 addr = rtw89_mac_reg_by_idx(rtwdev, R_BE_PWR_REF_CTRL, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
598 addr = rtw89_mac_reg_by_idx(rtwdev, R_BE_PWR_OFST_LMTBF, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
600 addr = rtw89_mac_reg_by_idx(rtwdev, R_BE_PWR_RATE_CTRL, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
602 addr = rtw89_mac_reg_by_idx(rtwdev, R_BE_PWR_OFST_RULMT, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
604 addr = rtw89_mac_reg_by_idx(rtwdev, R_BE_PWR_OFST_SW, mac_idx); in rtw89_phy_bb_wrap_tpu_set_all()
[all …]
H A Dmac_be.c71 static int rtw89_mac_check_mac_en_be(struct rtw89_dev *rtwdev, u8 mac_idx, in rtw89_mac_check_mac_en_be() argument
77 if (sel == RTW89_CMAC_SEL && mac_idx == RTW89_MAC_0 && in rtw89_mac_check_mac_en_be()
80 if (sel == RTW89_CMAC_SEL && mac_idx == RTW89_MAC_1 && in rtw89_mac_check_mac_en_be()
809 static int cmac_pwr_en_be(struct rtw89_dev *rtwdev, u8 mac_idx, bool en) in cmac_pwr_en_be() argument
811 if (mac_idx > RTW89_MAC_1) in cmac_pwr_en_be()
814 if (mac_idx == RTW89_MAC_0) { in cmac_pwr_en_be()
865 static int cmac_func_en_be(struct rtw89_dev *rtwdev, u8 mac_idx, bool en) in cmac_func_en_be() argument
870 if (mac_idx > RTW89_MAC_1) in cmac_func_en_be()
873 if (mac_idx == RTW89_MAC_0) { in cmac_func_en_be()
882 rtw89_warn(rtwdev, "CMAC %u power cut did not release\n", mac_idx); in cmac_func_en_be()
[all …]
H A Dmac.c62 static int rtw89_mac_check_mac_en_ax(struct rtw89_dev *rtwdev, u8 mac_idx, in rtw89_mac_check_mac_en_ax() argument
70 } else if (sel == RTW89_CMAC_SEL && mac_idx == 0) { in rtw89_mac_check_mac_en_ax()
73 } else if (sel == RTW89_CMAC_SEL && mac_idx == 1) { in rtw89_mac_check_mac_en_ax()
1610 static int cmac_func_en_ax(struct rtw89_dev *rtwdev, u8 mac_idx, bool en) in cmac_func_en_ax() argument
1632 if (mac_idx == RTW89_MAC_1) { in cmac_func_en_ax()
1639 rtw89_write32_set(rtwdev, addrl_ck_en[mac_idx], ck_en); in cmac_func_en_ax()
1640 rtw89_write32_set(rtwdev, addrl_func_en[mac_idx], func_en); in cmac_func_en_ax()
1642 rtw89_write32_clr(rtwdev, addrl_func_en[mac_idx], func_en); in cmac_func_en_ax()
1643 rtw89_write32_clr(rtwdev, addrl_ck_en[mac_idx], ck_en); in cmac_func_en_ax()
1644 if (mac_idx == RTW89_MAC_1) { in cmac_func_en_ax()
[all …]
H A Dmac.h1085 int (*preload_init)(struct rtw89_dev *rtwdev, u8 mac_idx,
1101 u8 mac_idx);
1102 int (*cfg_ppdu_status)(struct rtw89_dev *rtwdev, u8 mac_idx, bool enable);
1103 void (*cfg_phy_rpt)(struct rtw89_dev *rtwdev, u8 mac_idx, bool enable);
1104 void (*set_edcca_mode)(struct rtw89_dev *rtwdev, u8 mac_idx, bool normal);
1212 u32 rtw89_mac_reg_by_port(struct rtw89_dev *rtwdev, u32 base, u8 port, u8 mac_idx) in rtw89_mac_reg_by_port() argument
1214 return rtw89_mac_reg_by_idx(rtwdev, base + port * 0x40, mac_idx); in rtw89_mac_reg_by_port()
1223 rtwvif_link->mac_idx); in rtw89_read32_port()
1234 rtwvif_link->mac_idx); in rtw89_read32_port_mask()
1245 rtwvif_link->mac_idx); in rtw89_write32_port()
[all …]
H A Drtw8852b_common.h139 const struct rtw89_chan *chan, u8 mac_idx);
162 s8 pw_ofst, enum rtw89_mac_idx mac_idx);
264 const struct rtw89_chan *chan, u8 mac_idx) in rtw8852bx_set_channel_mac() argument
266 rtw8852bx_info.set_channel_mac(rtwdev, chan, mac_idx); in rtw8852bx_set_channel_mac()
347 s8 pw_ofst, enum rtw89_mac_idx mac_idx) in rtw8852bx_set_txpwr_ul_tb_offset() argument
349 rtw8852bx_info.set_txpwr_ul_tb_offset(rtwdev, pw_ofst, mac_idx); in rtw8852bx_set_txpwr_ul_tb_offset()
H A Drtw8852a.c877 u8 mac_idx) in rtw8852a_set_channel_mac() argument
879 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_AX_WMAC_RFMOD, mac_idx); in rtw8852a_set_channel_mac()
880 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_AX_TX_SUB_CARRIER_VALUE, mac_idx); in rtw8852a_set_channel_mac()
881 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_AX_TXRATE_CHK, mac_idx); in rtw8852a_set_channel_mac()
1373 enum rtw89_mac_idx mac_idx, in rtw8852a_set_channel() argument
1376 rtw8852a_set_channel_mac(rtwdev, chan, mac_idx); in rtw8852a_set_channel()
1430 enum rtw89_mac_idx mac_idx, in rtw8852a_set_channel_help() argument
1434 rtw89_chip_stop_sch_tx(rtwdev, mac_idx, &p->tx_en, in rtw8852a_set_channel_help()
1436 rtw89_mac_cfg_ppdu_status(rtwdev, mac_idx, false); in rtw8852a_set_channel_help()
1443 rtw89_mac_cfg_ppdu_status(rtwdev, mac_idx, true); in rtw8852a_set_channel_help()
[all …]
H A Drtw8852c.c325 enum rtw89_mac_idx mac_idx);
824 u8 mac_idx) in rtw8852c_set_channel_mac() argument
826 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_AX_WMAC_RFMOD, mac_idx); in rtw8852c_set_channel_mac()
827 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_AX_TX_SUB_CARRIER_VALUE, mac_idx); in rtw8852c_set_channel_mac()
828 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_AX_TXRATE_CHK, mac_idx); in rtw8852c_set_channel_mac()
1934 enum rtw89_mac_idx mac_idx, in rtw8852c_set_channel() argument
1937 rtw8852c_set_channel_mac(rtwdev, chan, mac_idx); in rtw8852c_set_channel()
1963 enum rtw89_mac_idx mac_idx, in rtw8852c_set_channel_help() argument
1967 rtw89_chip_stop_sch_tx(rtwdev, mac_idx, &p->tx_en, in rtw8852c_set_channel_help()
1969 rtw89_mac_cfg_ppdu_status(rtwdev, mac_idx, false); in rtw8852c_set_channel_help()
[all …]
H A Drtw8922a.c1050 u8 mac_idx) in rtw8922a_set_channel_mac() argument
1052 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_BE_TX_SUB_BAND_VALUE, mac_idx); in rtw8922a_set_channel_mac()
1053 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_BE_TXRATE_CHK, mac_idx); in rtw8922a_set_channel_mac()
1054 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_BE_WMAC_RFMOD, mac_idx); in rtw8922a_set_channel_mac()
1125 reg = rtw89_mac_reg_by_idx(rtwdev, R_BE_PREBKF_CFG_1, mac_idx); in rtw8922a_set_channel_mac()
1127 reg = rtw89_mac_reg_by_idx(rtwdev, R_BE_MUEDCA_EN, mac_idx); in rtw8922a_set_channel_mac()
1131 reg = rtw89_mac_reg_by_idx(rtwdev, R_BE_PREBKF_CFG_1, mac_idx); in rtw8922a_set_channel_mac()
1133 reg = rtw89_mac_reg_by_idx(rtwdev, R_BE_MUEDCA_EN, mac_idx); in rtw8922a_set_channel_mac()
2234 enum rtw89_mac_idx mac_idx, in rtw8922a_set_channel() argument
2237 rtw8922a_set_channel_mac(rtwdev, chan, mac_idx); in rtw8922a_set_channel()
[all …]
H A Drtw8851b.c930 u8 mac_idx) in rtw8851b_set_channel_mac() argument
932 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_AX_TX_SUB_CARRIER_VALUE, mac_idx); in rtw8851b_set_channel_mac()
933 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_AX_TXRATE_CHK, mac_idx); in rtw8851b_set_channel_mac()
934 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_AX_WMAC_RFMOD, mac_idx); in rtw8851b_set_channel_mac()
1698 enum rtw89_mac_idx mac_idx, in rtw8851b_set_channel() argument
1701 rtw8851b_set_channel_mac(rtwdev, chan, mac_idx); in rtw8851b_set_channel()
1735 enum rtw89_mac_idx mac_idx, in rtw8851b_set_channel_help() argument
1951 s8 pw_ofst, enum rtw89_mac_idx mac_idx) in rtw8851b_set_txpwr_ul_tb_offset() argument
1960 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_CTRL, mac_idx); in rtw8851b_set_txpwr_ul_tb_offset()
1963 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_1T, mac_idx); in rtw8851b_set_txpwr_ul_tb_offset()
[all …]
H A Drtw8922d.c1171 u8 mac_idx) in rtw8922d_set_channel_mac() argument
1173 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_BE_TX_SUB_BAND_VALUE, mac_idx); in rtw8922d_set_channel_mac()
1174 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_BE_TXRATE_CHK, mac_idx); in rtw8922d_set_channel_mac()
1175 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_BE_WMAC_RFMOD, mac_idx); in rtw8922d_set_channel_mac()
1258 reg = rtw89_mac_reg_by_idx(rtwdev, R_BE_MUEDCA_EN, mac_idx); in rtw8922d_set_channel_mac()
1264 reg = rtw89_mac_reg_by_idx(rtwdev, R_BE_AMPDU_AGG_LIMIT, mac_idx); in rtw8922d_set_channel_mac()
2564 enum rtw89_mac_idx mac_idx, in rtw8922d_set_channel() argument
2567 rtw8922d_set_channel_mac(rtwdev, chan, mac_idx); in rtw8922d_set_channel()
2586 enum rtw89_phy_idx phy_idx, enum rtw89_mac_idx mac_idx, in rtw8922d_hal_reset() argument
2590 rtw89_chip_stop_sch_tx(rtwdev, mac_idx, tx_en, RTW89_SCH_TX_SEL_ALL); in rtw8922d_hal_reset()
[all …]
H A Drtw8852b_common.c453 u8 mac_idx) in __rtw8852bx_set_channel_mac() argument
455 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_AX_WMAC_RFMOD, mac_idx); in __rtw8852bx_set_channel_mac()
456 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_AX_TX_SUB_CARRIER_VALUE, mac_idx); in __rtw8852bx_set_channel_mac()
457 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_AX_TXRATE_CHK, mac_idx); in __rtw8852bx_set_channel_mac()
1387 s8 pw_ofst, enum rtw89_mac_idx mac_idx) in __rtw8852bx_set_txpwr_ul_tb_offset() argument
1396 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_CTRL, mac_idx); in __rtw8852bx_set_txpwr_ul_tb_offset()
1399 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_1T, mac_idx); in __rtw8852bx_set_txpwr_ul_tb_offset()
1403 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_2T, mac_idx); in __rtw8852bx_set_txpwr_ul_tb_offset()
H A Drtw8852bt.c518 enum rtw89_mac_idx mac_idx, in rtw8852bt_set_channel() argument
521 rtw8852bx_set_channel_mac(rtwdev, chan, mac_idx); in rtw8852bt_set_channel()
563 enum rtw89_mac_idx mac_idx, in rtw8852bt_set_channel_help() argument
H A Drtw8852b.c630 enum rtw89_mac_idx mac_idx, in rtw8852b_set_channel() argument
633 rtw8852bx_set_channel_mac(rtwdev, chan, mac_idx); in rtw8852b_set_channel()
678 enum rtw89_mac_idx mac_idx, in rtw8852b_set_channel_help() argument
H A Dcore.h4776 u8 mac_idx; member
4891 enum rtw89_mac_idx mac_idx,
4896 enum rtw89_mac_idx mac_idx,
4938 s8 pw_ofst, enum rtw89_mac_idx mac_idx);
4963 int (*stop_sch_tx)(struct rtw89_dev *rtwdev, u8 mac_idx,
4965 int (*resume_sch_tx)(struct rtw89_dev *rtwdev, u8 mac_idx, u32 tx_en);
8569 enum rtw89_mac_idx mac_idx, in rtw89_chip_set_channel_prepare() argument
8573 mac_idx, phy_idx); in rtw89_chip_set_channel_prepare()
8580 enum rtw89_mac_idx mac_idx, in rtw89_chip_set_channel_done() argument
8584 mac_idx, phy_idx); in rtw89_chip_set_channel_done()
[all …]
H A Dfw.c2629 le32_encode_bits(rtwvif_link->mac_idx, in rtw89_fw_h2c_ba_cam()
2765 le32_encode_bits(!!rtwvif_link->mac_idx, in rtw89_fw_h2c_ba_cam_v1()
2789 u8 offset, u8 mac_idx) in rtw89_fw_h2c_init_ba_cam_users() argument
2806 le32_encode_bits(mac_idx, RTW89_H2C_BA_CAM_INIT_BAND_SEL); in rtw89_fw_h2c_init_ba_cam_users()
4753 le32_encode_bits(rtwvif_link->mac_idx, RTW89_H2C_BCN_UPD_W0_BAND) | in rtw89_fw_h2c_update_beacon()
4832 le32_encode_bits(rtwvif_link->mac_idx, RTW89_H2C_BCN_UPD_BE_W0_BAND) | in rtw89_fw_h2c_update_beacon_be()
4983 le32_encode_bits(rtwvif_link->mac_idx, in rtw89_fw_h2c_role_maintain()
5083 le32_encode_bits(rtwvif_link->mac_idx, RTW89_H2C_JOININFO_W0_BAND) | in rtw89_fw_h2c_join_info()
5255 RTW89_SET_EDCA_BAND(skb->data, rtwvif_link->mac_idx); in rtw89_fw_h2c_set_edca()
5296 RTW89_SET_FWCMD_TSF32_TOGL_BAND(cmd, rtwvif_link->mac_idx); in rtw89_fw_h2c_tsf32_toggle()
[all …]
H A Dphy.c5520 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_1T, rtwvif_link->mac_idx); in rtw89_phy_ofdma_power_diff()
5524 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_2T, rtwvif_link->mac_idx); in rtw89_phy_ofdma_power_diff()
5528 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PATH_COM1, rtwvif_link->mac_idx); in rtw89_phy_ofdma_power_diff()
5532 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PATH_COM2, rtwvif_link->mac_idx); in rtw89_phy_ofdma_power_diff()
8481 enum rtw89_mac_idx mac_idx, in rtw89_phy_tssi_ctrl_set_fast_mode_cfg() argument
8495 reg = rtw89_mac_reg_by_idx(rtwdev, regs[i].addr, mac_idx); in rtw89_phy_tssi_ctrl_set_fast_mode_cfg()
8537 enum rtw89_mac_idx mac_idx, in rtw89_phy_tssi_ctrl_set_bandedge_cfg() argument
8557 reg = rtw89_mac_reg_by_idx(rtwdev, regs[i].addr, mac_idx); in rtw89_phy_tssi_ctrl_set_bandedge_cfg()
8561 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_BANDEDGE_CFG, mac_idx); in rtw89_phy_tssi_ctrl_set_bandedge_cfg()
8564 rtw89_phy_tssi_ctrl_set_fast_mode_cfg(rtwdev, mac_idx, bandedge_cfg, in rtw89_phy_tssi_ctrl_set_bandedge_cfg()
H A Dcore.c570 enum rtw89_mac_idx mac_idx, in __rtw89_set_channel() argument
582 rtw89_chip_set_channel_prepare(rtwdev, &bak, chan, mac_idx, phy_idx); in __rtw89_set_channel()
584 chip->ops->set_channel(rtwdev, chan, mac_idx, phy_idx); in __rtw89_set_channel()
588 rtw89_chip_set_channel_done(rtwdev, &bak, chan, mac_idx, phy_idx); in __rtw89_set_channel()
5075 reg = rtw89_mac_reg_by_idx(rtwdev, mac->rx_fltr, rtwvif_link->mac_idx); in rtw89_roc_start()
5107 rtw89_mac_set_rx_fltr(rtwdev, rtwvif_link->mac_idx, rtwdev->hal.rx_fltr); in rtw89_roc_end()
6822 inst->mac_idx = RTW89_MAC_0 + index; in rtw89_init_vif()
7458 chip->ops->set_txpwr_ul_tb_offset(rtwdev, 0, rtwvif_link->mac_idx); in rtw89_chip_cfg_txpwr_ul_tb_offset()
H A Dphy.h1222 enum rtw89_mac_idx mac_idx,
/linux/drivers/net/ethernet/meta/fbnic/
H A Dfbnic_rpc.c729 int mac_idx; in __fbnic_write_tce_tcam_rev() local
731 for (mac_idx = ARRAY_SIZE(fbd->mac_addr); mac_idx--;) { in __fbnic_write_tce_tcam_rev()
732 struct fbnic_mac_addr *mac_addr = &fbd->mac_addr[mac_idx]; in __fbnic_write_tce_tcam_rev()
757 int mac_idx; in __fbnic_write_tce_tcam() local
759 for (mac_idx = 0; mac_idx < ARRAY_SIZE(fbd->mac_addr); mac_idx++) { in __fbnic_write_tce_tcam()
760 struct fbnic_mac_addr *mac_addr = &fbd->mac_addr[mac_idx]; in __fbnic_write_tce_tcam()
/linux/drivers/net/ethernet/atheros/
H A Dag71xx.c380 int mac_idx; member
720 snprintf(mii_bus->id, MII_BUS_ID_SIZE, "%s.%d", np->name, ag->mac_idx); in ag71xx_mdio_probe()
1083 if ((ag71xx_is(ag, AR9330) && ag->mac_idx == 0) || in ag71xx_phylink_setup()
1086 (ag71xx_is(ag, QCA9550) && ag->mac_idx == 1)) in ag71xx_phylink_setup()
1090 if ((ag71xx_is(ag, AR9330) && ag->mac_idx == 1) || in ag71xx_phylink_setup()
1091 (ag71xx_is(ag, AR9340) && ag->mac_idx == 1) || in ag71xx_phylink_setup()
1092 (ag71xx_is(ag, QCA9530) && ag->mac_idx == 1)) in ag71xx_phylink_setup()
1096 if (ag71xx_is(ag, QCA9550) && ag->mac_idx == 0) in ag71xx_phylink_setup()
1100 if (ag71xx_is(ag, AR9340) && ag->mac_idx == 0) in ag71xx_phylink_setup()
1104 if ((ag71xx_is(ag, AR9340) && ag->mac_idx == 0) || in ag71xx_phylink_setup()
[all …]
/linux/drivers/net/wireless/intel/iwlegacy/
H A D4965-rs.c791 int rs_idx, mac_idx, i; in il4965_rs_tx_status() local
836 mac_idx = info->status.rates[0].idx; in il4965_rs_tx_status()
839 mac_idx &= RATE_MCS_CODE_MSK; /* Remove # of streams */ in il4965_rs_tx_status()
840 if (mac_idx >= (RATE_9M_IDX - IL_FIRST_OFDM_RATE)) in il4965_rs_tx_status()
841 mac_idx++; in il4965_rs_tx_status()
847 mac_idx += IL_FIRST_OFDM_RATE; in il4965_rs_tx_status()
850 if (mac_idx < 0 || in il4965_rs_tx_status()
857 !!(mac_flags & IEEE80211_TX_RC_GREEN_FIELD) || rs_idx != mac_idx) { in il4965_rs_tx_status()
858 D_RATE("initial rate %d does not match %d (0x%x)\n", mac_idx, in il4965_rs_tx_status()
/linux/drivers/net/wireless/mediatek/mt76/mt7603/
H A Dmt7603.h238 void mt7603_filter_tx(struct mt7603_dev *dev, int mac_idx, int idx, bool abort);
H A Dmac.c181 void mt7603_filter_tx(struct mt7603_dev *dev, int mac_idx, int idx, bool abort) in mt7603_filter_tx() argument
203 flush_mask <<= mac_idx; in mt7603_filter_tx()
/linux/drivers/net/ethernet/chelsio/cxgb4/
H A Dt4_msg.h611 __be16 mac_idx; member
668 __be16 mac_idx; member
/linux/drivers/net/wireless/broadcom/brcm80211/brcmfmac/
H A Dcfg80211.c602 u8 mac_idx = ifp->drvr->sta_mac_idx; in brcmf_set_vif_sta_macaddr() local
607 mac_addr[3] ^= mac_idx ? 0xC0 : 0xA0; in brcmf_set_vif_sta_macaddr()
608 mac_idx++; in brcmf_set_vif_sta_macaddr()
609 mac_idx = mac_idx % 2; in brcmf_set_vif_sta_macaddr()
610 ifp->drvr->sta_mac_idx = mac_idx; in brcmf_set_vif_sta_macaddr()

12