Home
last modified time | relevance | path

Searched refs:irq_ena (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/armada/
H A Darmada_crtc.c230 if (dcrtc->irq_ena & mask) { in armada_drm_crtc_disable_irq()
231 dcrtc->irq_ena &= ~mask; in armada_drm_crtc_disable_irq()
232 writel(dcrtc->irq_ena, dcrtc->base + LCD_SPU_IRQ_ENA); in armada_drm_crtc_disable_irq()
238 if ((dcrtc->irq_ena & mask) != mask) { in armada_drm_crtc_enable_irq()
239 dcrtc->irq_ena |= mask; in armada_drm_crtc_enable_irq()
240 writel(dcrtc->irq_ena, dcrtc->base + LCD_SPU_IRQ_ENA); in armada_drm_crtc_enable_irq()
274 if (stat & dcrtc->irq_ena & DUMB_FRAMEDONE) { in armada_drm_crtc_irq()
320 v = stat & dcrtc->irq_ena; in armada_drm_irq()
938 dcrtc->irq_ena = CLEAN_SPU_IRQ_ISR; in armada_drm_crtc_create()
950 writel_relaxed(dcrtc->irq_ena, dcrtc->base + LCD_SPU_IRQ_ENA); in armada_drm_crtc_create()
H A Darmada_crtc.h63 uint32_t irq_ena; member
/linux/drivers/clocksource/
H A Dtimer-ti-dm-systimer.c41 u8 irq_ena; member
397 t->irq_ena = OMAP_TIMER_V1_INT_EN_OFFSET; in dmtimer_systimer_setup()
402 t->irq_ena = OMAP_TIMER_V2_IRQENABLE_SET; in dmtimer_systimer_setup()
529 writel_relaxed(OMAP_TIMER_INT_OVERFLOW, t->base + t->irq_ena); in omap_clockevent_unidle()
583 writel_relaxed(OMAP_TIMER_INT_OVERFLOW, t->base + t->irq_ena); in dmtimer_clkevt_init_common()
H A Dtimer-ti-dm.c126 int irq_ena; /* irq enable */ member
215 timer->irq_ena = OMAP_TIMER_V1_INT_EN_OFFSET; in __omap_dm_timer_init_regs()
222 timer->irq_ena = OMAP_TIMER_V2_IRQENABLE_SET - OMAP_TIMER_V2_FUNC_OFFSET; in __omap_dm_timer_init_regs()
283 dmtimer_write(timer, timer->irq_ena, value); in __omap_dm_timer_int_enable()
308 dmtimer_write(timer, timer->irq_ena, timer->context.tier); in omap_timer_restore_context()
320 timer->context.tier = dmtimer_read(timer, timer->irq_ena); in omap_timer_save_context()
973 l = dmtimer_read(timer, timer->irq_ena) & ~mask; in omap_dm_timer_set_int_disable()