Home
last modified time | relevance | path

Searched refs:intr_enable_bit (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/pinctrl/qcom/
H A Dpinctrl-msm.h121 unsigned intr_enable_bit:5; member
H A Dpinctrl-ipq8064.c193 .intr_enable_bit = 0, \
220 .intr_enable_bit = -1, \
H A Dpinctrl-sc8280xp.c42 .intr_enable_bit = 0, \
67 .intr_enable_bit = -1, \
91 .intr_enable_bit = -1, \
H A Dpinctrl-ipq5018.c40 .intr_enable_bit = 0, \
H A Dpinctrl-ipq9650.c28 .intr_enable_bit = 0, \
H A Dpinctrl-maili.c45 .intr_enable_bit = 0, \
72 .intr_enable_bit = -1, \
96 .intr_enable_bit = -1, \
H A Dpinctrl-x1e80100.c45 .intr_enable_bit = 0, \
70 .intr_enable_bit = -1, \
94 .intr_enable_bit = -1, \
H A Dpinctrl-msm.c877 val &= ~BIT(g->intr_enable_bit); in msm_gpio_irq_mask()
905 val |= BIT(g->intr_enable_bit); in msm_gpio_irq_unmask()
H A Dpinctrl-shikra.c43 .intr_enable_bit = 0, \
71 .intr_enable_bit = -1, \