Home
last modified time | relevance | path

Searched refs:intel_guc_ggtt_offset (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/i915/gt/uc/
H A Dintel_guc_ads.c473 addr_ggtt = intel_guc_ggtt_offset(guc, guc->ads_vma) + offset; in guc_mmio_reg_state_init()
552 addr_ggtt = intel_guc_ggtt_offset(guc, guc->ads_vma) + offset; in guc_prep_golden_context()
636 addr_ggtt = intel_guc_ggtt_offset(guc, guc->ads_vma) + offset; in guc_init_golden_context()
718 ads_ggtt = intel_guc_ggtt_offset(guc, guc->ads_vma); in guc_capture_prep_lists()
872 addr_ggtt = intel_guc_ggtt_offset(guc, guc->ads_vma) + offset; in guc_waklv_init()
918 base = intel_guc_ggtt_offset(guc, guc->ads_vma); in __guc_ads_init()
1053 return intel_guc_ggtt_offset(guc, guc->ads_vma) + in intel_guc_engine_usage_offset()
H A Dintel_guc_hwconfig.c84 ggtt_offset = intel_guc_ggtt_offset(guc, vma); in guc_hwconfig_fill_buffer()
H A Dintel_guc_fw.c74 intel_guc_ggtt_offset(guc, guc_fw->rsa_data)); in guc_xfer_rsa_vma()
H A Dintel_guc_slpc.c164 u32 offset = intel_guc_ggtt_offset(guc, slpc->vma); in slpc_query_task_state()
317 u32 offset = intel_guc_ggtt_offset(guc, slpc->vma); in slpc_reset()
H A Dintel_guc.c260 offset = intel_guc_ggtt_offset(guc, log->vma) >> PAGE_SHIFT; in guc_ctl_log_params_flags()
276 u32 ads = intel_guc_ggtt_offset(guc, guc->ads_vma) >> PAGE_SHIFT; in guc_ctl_ads_flags()
H A Dintel_guc.h416 static inline u32 intel_guc_ggtt_offset(struct intel_guc *guc, in intel_guc_ggtt_offset() function
H A Dintel_huc.c562 ret = intel_guc_auth_huc(guc, intel_guc_ggtt_offset(guc, huc->fw.rsa_data)); in intel_huc_auth()
H A Dintel_guc_ct.c282 CT_DEBUG(ct, "base=%#x size=%u\n", intel_guc_ggtt_offset(guc, ct->vma), blob_size); in intel_guc_ct_init()
342 base = intel_guc_ggtt_offset(guc, ct->vma); in intel_guc_ct_enable()
H A Dintel_guc_submission.c2511 u32 offset = intel_guc_ggtt_offset(guc, guc->lrc_desc_pool_v69) + in register_context_v69()