| /linux/drivers/gpu/drm/amd/display/dc/core/ |
| H A D | dc.c | 437 if (dc->hwss.set_long_vtotal) in set_long_vtotal()
438 dc->hwss.set_long_vtotal(&pipe, 1, adjust->v_total_min, adjust->v_total_max); in set_long_vtotal()
834 dc->hwss.program_gamut_remap(&(struct program_gamut_remap_params) { in dc_stream_set_gamut_remap()
863 dc->hwss.program_output_csc(dc, in dc_stream_program_csc_matrix()
898 dc->hwss.set_static_screen_control(pipes_affected, num_pipes_affected, params); in dc_stream_set_static_screen_params()
1212 if (dc->hwss.interdependent_update_lock) in apply_ctx_interdependent_lock()
1213 dc->hwss.interdependent_update_lock(dc, context, lock); in apply_ctx_interdependent_lock()
1223 dc->hwss.pipe_control_lock(dc, pipe_ctx, lock); in apply_ctx_interdependent_lock()
1371 dc->hwss.set_drr(&pipe, in dc_stream_adjust_vmin_vmax()
1379 dc->hwss.update_visual_confirm_color(dc, pipe, pipe->plane_res.hubp->mpcc_id); in dc_stream_adjust_vmin_vmax()
[all …]
|
| H A D | dc_surface.c | 159 dc->hwss.update_pending_status(pipe_ctx); in dc_plane_get_status()
337 if (dc->hwss.clear_surface_dcc_and_tiling) in dc_plane_force_dcc_and_tiling_disable()
338 dc->hwss.clear_surface_dcc_and_tiling(pipe_ctx, plane_state, clear_tiling); in dc_plane_force_dcc_and_tiling_disable()
|
| H A D | dc_resource.c | 4455 if (!dc->hwss.program_perfmon) in resource_validate_probe_set()
4667 if ((dc->hwss.calculate_pix_rate_divider) && (res == DC_OK)) { in dc_validate_with_context()
4669 dc->hwss.calculate_pix_rate_divider(dc, context, add_streams[i]); in dc_validate_with_context()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn50/ |
| H A D | dcn50_hwseq.c | 205 if (dc->hwss.abort_cursor_offload_update) in dcn50_update_dchubp_dpp()
206 dc->hwss.abort_cursor_offload_update(dc, pipe_ctx); in dcn50_update_dchubp_dpp()
208 dc->hwss.set_cursor_attribute(pipe_ctx); in dcn50_update_dchubp_dpp()
209 dc->hwss.set_cursor_position(pipe_ctx); in dcn50_update_dchubp_dpp()
211 if (dc->hwss.set_cursor_sdr_white_level) in dcn50_update_dchubp_dpp()
212 dc->hwss.set_cursor_sdr_white_level(pipe_ctx); in dcn50_update_dchubp_dpp()
226 dc->hwss.program_output_csc(dc, in dcn50_update_dchubp_dpp()
245 dc->hwss.update_plane_addr(dc, pipe_ctx); in dcn50_update_dchubp_dpp()
370 if (dc->hwss.set_cursor_sdr_white_level) in dcn50_update_dchubp_dpp_sequence()
634 if (dc->hwss.enable_accelerated_mode && dc->debug.disable_boot_optimizations) in dcn50_init_hw()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/link/protocols/ |
| H A D | link_edp_panel_control.c | 400 link->dc->hwss.edp_power_control(link, true); in edp_panel_backlight_power_on()
402 link->dc->hwss.edp_wait_for_hpd_ready(link, true); in edp_panel_backlight_power_on()
403 if (link->dc->hwss.edp_backlight_control) in edp_panel_backlight_power_on()
404 link->dc->hwss.edp_backlight_control(link, true); in edp_panel_backlight_power_on()
412 link->dc->hwss.edp_power_control(link, true); in edp_set_panel_power()
413 link->dc->hwss.edp_wait_for_hpd_ready(link, true); in edp_set_panel_power()
416 if (link->dc->hwss.edp_backlight_control) in edp_set_panel_power()
417 link->dc->hwss.edp_backlight_control(link, true); in edp_set_panel_power()
426 if (link->dc->hwss.edp_backlight_control) in edp_set_panel_power()
427 link->dc->hwss.edp_backlight_control(link, false); in edp_set_panel_power()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/link/ |
| H A D | link_dpms.c | 656 dc->hwss.set_avmute(pipe_ctx, enable); in set_avmute()
1822 link->dc->hwss.edp_power_control(link, false); in disable_link_dp()
1843 link->dc->hwss.disable_link_output(link, link_res, SIGNAL_TYPE_DISPLAY_PORT); in disable_link()
1845 link->dc->hwss.disable_link_output(link, link_res, signal); in disable_link()
1923 dc->hwss.enable_tmds_link_output( in enable_link_hdmi()
1995 core_dc->hwss.setup_hdmi_frl_link(stream->link, in enable_link_hdmi_frl()
2093 link->dc->hwss.edp_power_control(link, true); in enable_link_dp()
2094 link->dc->hwss.edp_wait_for_hpd_ready(link, true); in enable_link_dp()
2179 dc->hwss.enable_lvds_link_output( in enable_link_lvds()
2220 link->dc->hwss.enable_analog_link_output( in enable_link_analog()
[all …]
|
| H A D | link_detection.c | 1059 if (link->dc->hwss.prepare_ddc) in link_detect_ddc_probe()
1060 link->dc->hwss.prepare_ddc(link); in link_detect_ddc_probe()
1089 if (!link->dc->hwss.dac_load_detect) in link_detect_dac_load_detect()
1092 return link->dc->hwss.dac_load_detect(link); in link_detect_dac_load_detect()
1597 link->dc->hwss.edp_power_control(link, true); in link_detect_connection_type()
1598 link->dc->hwss.edp_wait_for_hpd_ready(link, true); in link_detect_connection_type()
1620 link->dc->hwss.edp_power_control(link, false); in link_detect_connection_type()
|
| /linux/drivers/gpu/drm/amd/display/dc/clk_mgr/ |
| H A D | clk_mgr.c | 107 if (dc->hwss.exit_optimized_pwr_state) in clk_mgr_exit_optimized_pwr_state()
108 dc->hwss.exit_optimized_pwr_state(dc, dc->current_state); in clk_mgr_exit_optimized_pwr_state()
145 if (dc->hwss.optimize_pwr_state) in clk_mgr_optimize_pwr_state()
146 dc->hwss.optimize_pwr_state(dc, dc->current_state); in clk_mgr_optimize_pwr_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn30/ |
| H A D | dcn30_hwseq.c | 630 dc->hwss.disable_writeback(dc, wb_info.dwb_pipe_inst); in dcn30_program_all_writeback_pipes_in_tree()
638 dc->hwss.update_writeback(dc, &wb_info, context); in dcn30_program_all_writeback_pipes_in_tree()
641 dc->hwss.enable_writeback(dc, &wb_info, context); in dcn30_program_all_writeback_pipes_in_tree()
645 dc->hwss.disable_writeback(dc, wb_info.dwb_pipe_inst); in dcn30_program_all_writeback_pipes_in_tree()
766 dc->hwss.edp_backlight_control && in dcn30_init_hw()
768 dc->hwss.edp_power_control) { in dcn30_init_hw()
769 dc->hwss.edp_backlight_control(edp_link, false); in dcn30_init_hw()
771 dc->hwss.edp_power_control(edp_link, false); in dcn30_init_hw()
1034 dc->hwss.does_plane_fit_in_mall && in dcn30_apply_idle_power_optimizations()
1035 dc->hwss.does_plane_fit_in_mall(dc, plane->plane_size.surface_pitch, in dcn30_apply_idle_power_optimizations()
|
| /linux/drivers/gpu/drm/amd/display/dc/ |
| H A D | Makefile | 25 DC_LIBS = basics bios dml clk_mgr dce gpio hwss irq link dsc resource optc dpp hubbub dccg hubp dio…
|
| H A D | dc.h | 2035 struct hw_sequencer_funcs hwss; member
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn60/ |
| H A D | dcn60_hwseq.c | 637 if (dc->hwss.enable_accelerated_mode && dc->debug.disable_boot_optimizations) in dcn60_init_hw()
638 dc->hwss.enable_accelerated_mode(dc, dc->current_state); in dcn60_init_hw()
675 dc->hwss.edp_backlight_control && in dcn60_init_hw()
677 dc->hwss.edp_power_control) { in dcn60_init_hw()
678 dc->hwss.edp_backlight_control(edp_link, false); in dcn60_init_hw()
680 dc->hwss.edp_power_control(edp_link, false); in dcn60_init_hw()
|
| /linux/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| H A D | amdgpu_dm_debugfs.c | 4178 if (!dc->hwss.log_hw_state) in dtn_log_read()
4181 dc->hwss.log_hw_state(dc, &log_ctx); in dtn_log_read()
4216 if (dc->hwss.log_hw_state) in dtn_log_write()
4217 dc->hwss.log_hw_state(dc, NULL); in dtn_log_write()
4553 if (!dc->hwss.get_dcc_en_bits) { in dcc_en_bits_read()
4558 dc->hwss.get_dcc_en_bits(dc, dcc_en_bits); in dcc_en_bits_read()
|
| H A D | amdgpu_dm_helpers.c | 1242 if (link->dc->hwss.prepare_ddc) in dm_helpers_read_local_edid()
1243 link->dc->hwss.prepare_ddc(link); in dm_helpers_read_local_edid()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/ |
| H A D | dcn31_resource.c | 2432 if (link->dc->hwss.calculate_pix_rate_divider) { in dcn31_update_dc_state_for_encoder_switch()
2435 link->dc->hwss.calculate_pix_rate_divider((struct dc *)link->dc, state, state->streams[i]); in dcn31_update_dc_state_for_encoder_switch()
|
| /linux/drivers/gpu/drm/amd/display/amdgpu_dm/tests/ |
| H A D | amdgpu_dm_crtc_test.c | 733 adev->dm.dc->hwss.apply_idle_power_optimizations = dm_test_idle_apply_flip; in dm_test_idle_worker_enabled_runs_body()
|