| /linux/drivers/clk/imx/ |
| H A D | clk-imx7d.c | 377 static struct clk_hw **hws; variable
385 clk_hw_data = kzalloc_flex(*clk_hw_data, hws, IMX7D_CLK_END); in imx7d_clocks_init()
390 hws = clk_hw_data->hws; in imx7d_clocks_init()
392 hws[IMX7D_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx7d_clocks_init()
393 hws[IMX7D_OSC_24M_CLK] = imx_get_clk_hw_by_name(ccm_node, "osc"); in imx7d_clocks_init()
394 hws[IMX7D_CKIL] = imx_get_clk_hw_by_name(ccm_node, "ckil"); in imx7d_clocks_init()
401 …hws[IMX7D_PLL_ARM_MAIN_SRC] = imx_clk_hw_mux("pll_arm_main_src", base + 0x60, 14, 2, pll_bypass_s… in imx7d_clocks_init()
402 …hws[IMX7D_PLL_DRAM_MAIN_SRC] = imx_clk_hw_mux("pll_dram_main_src", base + 0x70, 14, 2, pll_bypass_… in imx7d_clocks_init()
403 …hws[IMX7D_PLL_SYS_MAIN_SRC] = imx_clk_hw_mux("pll_sys_main_src", base + 0xb0, 14, 2, pll_bypass_s… in imx7d_clocks_init()
404 …hws[IMX7D_PLL_ENET_MAIN_SRC] = imx_clk_hw_mux("pll_enet_main_src", base + 0xe0, 14, 2, pll_bypass_… in imx7d_clocks_init()
[all …]
|
| H A D | clk-imx6sx.c | 85 static struct clk_hw **hws; variable
126 clk_hw_data = kzalloc_flex(*clk_hw_data, hws, IMX6SX_CLK_CLK_END); in imx6sx_clocks_init()
131 hws = clk_hw_data->hws; in imx6sx_clocks_init()
133 hws[IMX6SX_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx6sx_clocks_init()
135 hws[IMX6SX_CLK_CKIL] = imx_get_clk_hw_by_name(ccm_node, "ckil"); in imx6sx_clocks_init()
136 hws[IMX6SX_CLK_OSC] = imx_get_clk_hw_by_name(ccm_node, "osc"); in imx6sx_clocks_init()
139 hws[IMX6SX_CLK_IPP_DI0] = imx_get_clk_hw_by_name(ccm_node, "ipp_di0"); in imx6sx_clocks_init()
140 hws[IMX6SX_CLK_IPP_DI1] = imx_get_clk_hw_by_name(ccm_node, "ipp_di1"); in imx6sx_clocks_init()
143 hws[IMX6SX_CLK_ANACLK1] = imx_get_clk_hw_by_name(ccm_node, "anaclk1"); in imx6sx_clocks_init()
144 hws[IMX6SX_CLK_ANACLK2] = imx_get_clk_hw_by_name(ccm_node, "anaclk2"); in imx6sx_clocks_init()
[all …]
|
| H A D | clk-imx8mm.c | 297 static struct clk_hw **hws; variable
306 clk_hw_data = kzalloc_flex(*clk_hw_data, hws, IMX8MM_CLK_END); in imx8mm_clocks_probe()
311 hws = clk_hw_data->hws; in imx8mm_clocks_probe()
313 hws[IMX8MM_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx8mm_clocks_probe()
314 hws[IMX8MM_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); in imx8mm_clocks_probe()
315 hws[IMX8MM_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); in imx8mm_clocks_probe()
316 hws[IMX8MM_CLK_EXT1] = imx_get_clk_hw_by_name(np, "clk_ext1"); in imx8mm_clocks_probe()
317 hws[IMX8MM_CLK_EXT2] = imx_get_clk_hw_by_name(np, "clk_ext2"); in imx8mm_clocks_probe()
318 hws[IMX8MM_CLK_EXT3] = imx_get_clk_hw_by_name(np, "clk_ext3"); in imx8mm_clocks_probe()
319 hws[IMX8MM_CLK_EXT4] = imx_get_clk_hw_by_name(np, "clk_ext4"); in imx8mm_clocks_probe()
[all …]
|
| H A D | clk-imx6ul.c | 72 static struct clk_hw **hws; variable
133 clk_hw_data = kzalloc_flex(*clk_hw_data, hws, IMX6UL_CLK_END); in imx6ul_clocks_init()
138 hws = clk_hw_data->hws; in imx6ul_clocks_init()
140 hws[IMX6UL_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx6ul_clocks_init()
142 hws[IMX6UL_CLK_CKIL] = imx_get_clk_hw_by_name(ccm_node, "ckil"); in imx6ul_clocks_init()
143 hws[IMX6UL_CLK_OSC] = imx_get_clk_hw_by_name(ccm_node, "osc"); in imx6ul_clocks_init()
146 hws[IMX6UL_CLK_IPP_DI0] = imx_get_clk_hw_by_name(ccm_node, "ipp_di0"); in imx6ul_clocks_init()
147 hws[IMX6UL_CLK_IPP_DI1] = imx_get_clk_hw_by_name(ccm_node, "ipp_di1"); in imx6ul_clocks_init()
154 …hws[IMX6UL_PLL1_BYPASS_SRC] = imx_clk_hw_mux("pll1_bypass_src", base + 0x00, 14, 1, pll_bypass_src… in imx6ul_clocks_init()
155 …hws[IMX6UL_PLL2_BYPASS_SRC] = imx_clk_hw_mux("pll2_bypass_src", base + 0x30, 14, 1, pll_bypass_src… in imx6ul_clocks_init()
[all …]
|
| H A D | clk-imx8mn.c | 317 static struct clk_hw **hws; variable
326 clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, in imx8mn_clocks_probe()
332 hws = clk_hw_data->hws; in imx8mn_clocks_probe()
334 hws[IMX8MN_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx8mn_clocks_probe()
335 hws[IMX8MN_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); in imx8mn_clocks_probe()
336 hws[IMX8MN_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); in imx8mn_clocks_probe()
337 hws[IMX8MN_CLK_EXT1] = imx_get_clk_hw_by_name(np, "clk_ext1"); in imx8mn_clocks_probe()
338 hws[IMX8MN_CLK_EXT2] = imx_get_clk_hw_by_name(np, "clk_ext2"); in imx8mn_clocks_probe()
339 hws[IMX8MN_CLK_EXT3] = imx_get_clk_hw_by_name(np, "clk_ext3"); in imx8mn_clocks_probe()
340 hws[IMX8MN_CLK_EXT4] = imx_get_clk_hw_by_name(np, "clk_ext4"); in imx8mn_clocks_probe()
[all …]
|
| H A D | clk-imx6sl.c | 100 static struct clk_hw **hws; variable
188 clk_hw_data = kzalloc_flex(*clk_hw_data, hws, IMX6SL_CLK_END); in imx6sl_clocks_init()
193 hws = clk_hw_data->hws; in imx6sl_clocks_init()
195 hws[IMX6SL_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx6sl_clocks_init()
196 hws[IMX6SL_CLK_CKIL] = imx_obtain_fixed_clock_hw("ckil", 0); in imx6sl_clocks_init()
197 hws[IMX6SL_CLK_OSC] = imx_obtain_fixed_clock_hw("osc", 0); in imx6sl_clocks_init()
199 hws[IMX6SL_CLK_ANACLK1] = imx_obtain_fixed_clock_hw("anaclk1", 0); in imx6sl_clocks_init()
207 …hws[IMX6SL_PLL1_BYPASS_SRC] = imx_clk_hw_mux("pll1_bypass_src", base + 0x00, 14, 1, pll_bypass_src… in imx6sl_clocks_init()
208 …hws[IMX6SL_PLL2_BYPASS_SRC] = imx_clk_hw_mux("pll2_bypass_src", base + 0x30, 14, 1, pll_bypass_src… in imx6sl_clocks_init()
209 …hws[IMX6SL_PLL3_BYPASS_SRC] = imx_clk_hw_mux("pll3_bypass_src", base + 0x10, 14, 1, pll_bypass_src… in imx6sl_clocks_init()
[all …]
|
| H A D | clk-imx6sll.c | 56 static struct clk_hw **hws; variable
84 clk_hw_data = kzalloc_flex(*clk_hw_data, hws, IMX6SLL_CLK_END); in imx6sll_clocks_init()
89 hws = clk_hw_data->hws; in imx6sll_clocks_init()
91 hws[IMX6SLL_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx6sll_clocks_init()
93 hws[IMX6SLL_CLK_CKIL] = imx_get_clk_hw_by_name(ccm_node, "ckil"); in imx6sll_clocks_init()
94 hws[IMX6SLL_CLK_OSC] = imx_get_clk_hw_by_name(ccm_node, "osc"); in imx6sll_clocks_init()
97 hws[IMX6SLL_CLK_IPP_DI0] = imx_get_clk_hw_by_name(ccm_node, "ipp_di0"); in imx6sll_clocks_init()
98 hws[IMX6SLL_CLK_IPP_DI1] = imx_get_clk_hw_by_name(ccm_node, "ipp_di1"); in imx6sll_clocks_init()
114 …hws[IMX6SLL_PLL1_BYPASS_SRC] = imx_clk_hw_mux("pll1_bypass_src", base + 0x00, 14, 1, pll_bypass_sr… in imx6sll_clocks_init()
115 …hws[IMX6SLL_PLL2_BYPASS_SRC] = imx_clk_hw_mux("pll2_bypass_src", base + 0x30, 14, 1, pll_bypass_sr… in imx6sll_clocks_init()
[all …]
|
| H A D | clk-imx7ulp.c | 49 struct clk_hw **hws; in imx7ulp_clk_scg1_init() local
52 clk_data = kzalloc_flex(*clk_data, hws, IMX7ULP_CLK_SCG1_END); in imx7ulp_clk_scg1_init()
57 hws = clk_data->hws; in imx7ulp_clk_scg1_init()
59 hws[IMX7ULP_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); in imx7ulp_clk_scg1_init()
61 hws[IMX7ULP_CLK_ROSC] = imx_get_clk_hw_by_name(np, "rosc"); in imx7ulp_clk_scg1_init()
62 hws[IMX7ULP_CLK_SOSC] = imx_get_clk_hw_by_name(np, "sosc"); in imx7ulp_clk_scg1_init()
63 hws[IMX7ULP_CLK_SIRC] = imx_get_clk_hw_by_name(np, "sirc"); in imx7ulp_clk_scg1_init()
64 hws[IMX7ULP_CLK_FIRC] = imx_get_clk_hw_by_name(np, "firc"); in imx7ulp_clk_scg1_init()
65 hws[IMX7ULP_CLK_UPLL] = imx_get_clk_hw_by_name(np, "upll"); in imx7ulp_clk_scg1_init()
72 …hws[IMX7ULP_CLK_APLL_PRE_SEL] = imx_clk_hw_mux_flags("apll_pre_sel", base + 0x508, 0, 1, pll_pre_s… in imx7ulp_clk_scg1_init()
[all …]
|
| H A D | clk-imxrt1050.c | 33 static struct clk_hw **hws; variable
45 clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, in imxrt1050_clocks_probe()
51 hws = clk_hw_data->hws; in imxrt1050_clocks_probe()
53 hws[IMXRT1050_CLK_OSC] = imx_get_clk_hw_by_name(np, "osc"); in imxrt1050_clocks_probe()
64 hws[IMXRT1050_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0UL); in imxrt1050_clocks_probe()
66 hws[IMXRT1050_CLK_PLL1_REF_SEL] = imx_clk_hw_mux("pll1_arm_ref_sel", in imxrt1050_clocks_probe()
68 hws[IMXRT1050_CLK_PLL2_REF_SEL] = imx_clk_hw_mux("pll2_sys_ref_sel", in imxrt1050_clocks_probe()
70 hws[IMXRT1050_CLK_PLL3_REF_SEL] = imx_clk_hw_mux("pll3_usb_otg_ref_sel", in imxrt1050_clocks_probe()
72 hws[IMXRT1050_CLK_PLL5_REF_SEL] = imx_clk_hw_mux("pll5_video_ref_sel", in imxrt1050_clocks_probe()
75 hws[IMXRT1050_CLK_PLL1_ARM] = imx_clk_hw_pllv3(IMX_PLLV3_SYS, "pll1_arm", in imxrt1050_clocks_probe()
[all …]
|
| /linux/drivers/clk/nuvoton/ |
| H A D | clk-ma35d1.c | 464 static struct clk_hw **hws; in ma35d1_clocks_probe() local
470 struct_size(ma35d1_hw_data, hws, CLK_MAX_IDX), in ma35d1_clocks_probe()
476 hws = ma35d1_hw_data->hws; in ma35d1_clocks_probe()
488 hws[HXT] = ma35d1_clk_fixed("hxt", 24000000); in ma35d1_clocks_probe()
489 hws[HXT_GATE] = ma35d1_clk_gate(dev, "hxt_gate", "hxt", in ma35d1_clocks_probe()
491 hws[LXT] = ma35d1_clk_fixed("lxt", 32768); in ma35d1_clocks_probe()
492 hws[LXT_GATE] = ma35d1_clk_gate(dev, "lxt_gate", "lxt", in ma35d1_clocks_probe()
494 hws[HIRC] = ma35d1_clk_fixed("hirc", 12000000); in ma35d1_clocks_probe()
495 hws[HIRC_GATE] = ma35d1_clk_gate(dev, "hirc_gate", "hirc", in ma35d1_clocks_probe()
497 hws[LIRC] = ma35d1_clk_fixed("lirc", 32000); in ma35d1_clocks_probe()
[all …]
|
| /linux/drivers/clk/ux500/ |
| H A D | u8500_of_clk.c | 50 .hws = {
156 u8500_prcmu_hw_clks.hws[PRCMU_PLLSOC0] = in u8500_clk_init()
160 u8500_prcmu_hw_clks.hws[PRCMU_PLLSOC1] = in u8500_clk_init()
164 u8500_prcmu_hw_clks.hws[PRCMU_PLLDDR] = in u8500_clk_init()
202 u8500_prcmu_hw_clks.hws[PRCMU_SGACLK] = in u8500_clk_init()
206 u8500_prcmu_hw_clks.hws[PRCMU_SGACLK] = in u8500_clk_init()
209 u8500_prcmu_hw_clks.hws[PRCMU_UARTCLK] = in u8500_clk_init()
211 u8500_prcmu_hw_clks.hws[PRCMU_MSP02CLK] = in u8500_clk_init()
213 u8500_prcmu_hw_clks.hws[PRCMU_MSP1CLK] = in u8500_clk_init()
215 u8500_prcmu_hw_clks.hws[PRCMU_I2CCLK] = in u8500_clk_init()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dce/ |
| H A D | dce_hwseq.c | 32 hws->ctx
34 hws->regs->reg
38 hws->shifts->field_name, hws->masks->field_name
40 void dce_enable_fe_clock(struct dce_hwseq *hws, in dce_enable_fe_clock() argument
53 struct dce_hwseq *hws = dc->hwseq; in dce_pipe_control_lock() local
75 if (hws->masks->BLND_BLND_V_UPDATE_LOCK != 0) in dce_pipe_control_lock()
80 if (hws->wa.blnd_crtc_trigger) { in dce_pipe_control_lock()
97 void dce_set_blender_mode(struct dce_hwseq *hws, in dce_set_blender_mode() argument
129 if (hws->masks->BLND_ALPHA_MODE != 0) { in dce_set_blender_mode()
138 static void dce_disable_sram_shut_down(struct dce_hwseq *hws) in dce_disable_sram_shut_down() argument
[all …]
|
| /linux/drivers/clk/x86/ |
| H A D | clk-fch.c | 38 static struct clk_hw *hws[ST_MAX_CLKS]; variable
61 hws[ST_CLK_48M] = clk_hw_register_fixed_rate(NULL, "clk48MHz", in fch_clk_probe()
63 hws[ST_CLK_25M] = clk_hw_register_fixed_rate(NULL, "clk25MHz", in fch_clk_probe()
66 hws[ST_CLK_MUX] = clk_hw_register_mux(NULL, "oscout1_mux", in fch_clk_probe()
71 clk_set_parent(hws[ST_CLK_MUX]->clk, hws[ST_CLK_48M]->clk); in fch_clk_probe()
73 hws[ST_CLK_GATE] = clk_hw_register_gate(NULL, "oscout1", in fch_clk_probe()
77 devm_clk_hw_register_clkdev(&pdev->dev, hws[ST_CLK_GATE], in fch_clk_probe()
80 hws[CLK_48M_FIXED] = clk_hw_register_fixed_rate(NULL, "clk48MHz", in fch_clk_probe()
83 hws[CLK_GATE_FIXED] = clk_hw_register_gate(NULL, "oscout1", in fch_clk_probe()
87 devm_clk_hw_register_clkdev(&pdev->dev, hws[CLK_GATE_FIXED], in fch_clk_probe()
[all …]
|
| /linux/drivers/clk/ |
| H A D | clk-clps711x.c | 56 clps711x_clk = kzalloc_flex(*clps711x_clk, clk_data.hws, in clps711x_clk_init_dt()
107 clps711x_clk->clk_data.hws[CLPS711X_CLK_DUMMY] = in clps711x_clk_init_dt()
109 clps711x_clk->clk_data.hws[CLPS711X_CLK_CPU] = in clps711x_clk_init_dt()
111 clps711x_clk->clk_data.hws[CLPS711X_CLK_BUS] = in clps711x_clk_init_dt()
113 clps711x_clk->clk_data.hws[CLPS711X_CLK_PLL] = in clps711x_clk_init_dt()
115 clps711x_clk->clk_data.hws[CLPS711X_CLK_TIMERREF] = in clps711x_clk_init_dt()
117 clps711x_clk->clk_data.hws[CLPS711X_CLK_TIMER1] = in clps711x_clk_init_dt()
121 clps711x_clk->clk_data.hws[CLPS711X_CLK_TIMER2] = in clps711x_clk_init_dt()
125 clps711x_clk->clk_data.hws[CLPS711X_CLK_PWM] = in clps711x_clk_init_dt()
127 clps711x_clk->clk_data.hws[CLPS711X_CLK_SPIREF] = in clps711x_clk_init_dt()
[all …]
|
| H A D | clk-sp7021.c | 599 struct clk_hw **hws; in sp7021_clk_probe() local
616 clk_data = devm_kzalloc(dev, struct_size(clk_data, hws, CLK_MAX), in sp7021_clk_probe()
622 hws = clk_data->hws; in sp7021_clk_probe()
626 hws[PLL_A] = sp_pll_register(dev, "plla", &pd_ext, PLLA_CTL, in sp7021_clk_probe()
628 if (IS_ERR(hws[PLL_A])) in sp7021_clk_probe()
629 return PTR_ERR(hws[PLL_A]); in sp7021_clk_probe()
631 hws[PLL_E] = sp_pll_register(dev, "plle", &pd_ext, PLLE_CTL, in sp7021_clk_probe()
633 if (IS_ERR(hws[PLL_E])) in sp7021_clk_probe()
634 return PTR_ERR(hws[PLL_E]); in sp7021_clk_probe()
635 pd_e.hw = hws[PLL_E]; in sp7021_clk_probe()
[all …]
|
| /linux/drivers/clk/mediatek/ |
| H A D | clk-mtk.c | 47 clk_data->hws[i] = ERR_PTR(-ENOENT); in mtk_init_clk_data()
55 clk_data = devm_kzalloc(dev, struct_size(clk_data, hws, clk_num), in mtk_devm_alloc_clk_data()
70 clk_data = kzalloc_flex(*clk_data, hws, clk_num); in mtk_alloc_clk_data()
98 if (!IS_ERR_OR_NULL(clk_data->hws[rc->id])) { in mtk_clk_register_fixed_clks()
112 clk_data->hws[rc->id] = hw; in mtk_clk_register_fixed_clks()
121 if (IS_ERR_OR_NULL(clk_data->hws[rc->id])) in mtk_clk_register_fixed_clks()
124 clk_hw_unregister_fixed_rate(clk_data->hws[rc->id]); in mtk_clk_register_fixed_clks()
125 clk_data->hws[rc->id] = ERR_PTR(-ENOENT); in mtk_clk_register_fixed_clks()
143 if (IS_ERR_OR_NULL(clk_data->hws[rc->id])) in mtk_clk_unregister_fixed_clks()
146 clk_hw_unregister_fixed_rate(clk_data->hws[rc->id]); in mtk_clk_unregister_fixed_clks()
[all …]
|
| H A D | clk-cpumux.c | 123 if (!IS_ERR_OR_NULL(clk_data->hws[mux->id])) { in mtk_clk_register_cpumuxes()
136 clk_data->hws[mux->id] = hw; in mtk_clk_register_cpumuxes()
145 if (IS_ERR_OR_NULL(clk_data->hws[mux->id])) in mtk_clk_register_cpumuxes()
148 mtk_clk_unregister_cpumux(clk_data->hws[mux->id]); in mtk_clk_register_cpumuxes()
149 clk_data->hws[mux->id] = ERR_PTR(-ENOENT); in mtk_clk_register_cpumuxes()
164 if (IS_ERR_OR_NULL(clk_data->hws[mux->id])) in mtk_clk_unregister_cpumuxes()
167 mtk_clk_unregister_cpumux(clk_data->hws[mux->id]); in mtk_clk_unregister_cpumuxes()
168 clk_data->hws[mux->id] = ERR_PTR(-ENOENT); in mtk_clk_unregister_cpumuxes()
|
| /linux/drivers/clk/bcm/ |
| H A D | clk-bcm2711-dvp.c | 38 struct_size(dvp->data, hws, NR_CLOCKS), in clk_dvp_probe()
61 data->hws[0] = clk_hw_register_gate_parent_data(&pdev->dev, in clk_dvp_probe()
67 if (IS_ERR(data->hws[0])) in clk_dvp_probe()
68 return PTR_ERR(data->hws[0]); in clk_dvp_probe()
70 data->hws[1] = clk_hw_register_gate_parent_data(&pdev->dev, in clk_dvp_probe()
76 if (IS_ERR(data->hws[1])) { in clk_dvp_probe()
77 ret = PTR_ERR(data->hws[1]); in clk_dvp_probe()
89 clk_hw_unregister_gate(data->hws[1]); in clk_dvp_probe()
92 clk_hw_unregister_gate(data->hws[0]); in clk_dvp_probe()
101 clk_hw_unregister_gate(data->hws[1]); in clk_dvp_remove()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn302/ |
| H A D | dcn302_hwseq.c | 36 hws->ctx
38 hws->regs->reg
42 hws->shifts->field_name, hws->masks->field_name
45 void dcn302_dpp_pg_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool power_on) in dcn302_dpp_pg_control() argument
50 if (hws->ctx->dc->debug.disable_dpp_power_gate) in dcn302_dpp_pg_control()
102 void dcn302_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on) in dcn302_hubp_pg_control() argument
107 if (hws->ctx->dc->debug.disable_hubp_power_gate) in dcn302_hubp_pg_control()
159 void dcn302_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on) in dcn302_dsc_pg_control() argument
165 if (hws->ctx->dc->debug.disable_dsc_power_gate) in dcn302_dsc_pg_control()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn201/ |
| H A D | dcn201_hwseq.c | 47 hws->ctx
50 hws->regs->reg
57 hws->shifts->field_name, hws->masks->field_name
141 struct dce_hwseq *hws = dc->hwseq; in dcn201_update_plane_addr() local
150 plane_address_in_gpu_space_to_uma(hws, &uma); in dcn201_update_plane_addr()
171 struct dce_hwseq *hws = dc->hwseq; in dcn201_init_blank() local
202 hws->funcs.wait_for_blank_complete(opp); in dcn201_init_blank()
205 static void read_mmhub_vm_setup(struct dce_hwseq *hws) in read_mmhub_vm_setup() argument
215 hws->fb_base.low_part = fb_base; in read_mmhub_vm_setup()
216 hws->fb_base.quad_part <<= 24; in read_mmhub_vm_setup()
[all …]
|
| /linux/drivers/clk/aspeed/ |
| H A D | clk-ast2600.c | 522 aspeed_g6_clk_data->hws[ASPEED_CLK_UART] = hw; in aspeed_g6_clk_probe()
533 aspeed_g6_clk_data->hws[ASPEED_CLK_UARTX] = hw; in aspeed_g6_clk_probe()
563 aspeed_g6_clk_data->hws[ASPEED_CLK_EMMC] = hw; in aspeed_g6_clk_probe()
577 aspeed_g6_clk_data->hws[ASPEED_CLK_SDIO] = hw; in aspeed_g6_clk_probe()
591 aspeed_g6_clk_data->hws[ASPEED_CLK_MAC12] = hw; in aspeed_g6_clk_probe()
599 aspeed_g6_clk_data->hws[ASPEED_CLK_MAC1RCLK] = hw; in aspeed_g6_clk_probe()
607 aspeed_g6_clk_data->hws[ASPEED_CLK_MAC2RCLK] = hw; in aspeed_g6_clk_probe()
621 aspeed_g6_clk_data->hws[ASPEED_CLK_MAC34] = hw; in aspeed_g6_clk_probe()
629 aspeed_g6_clk_data->hws[ASPEED_CLK_MAC3RCLK] = hw; in aspeed_g6_clk_probe()
637 aspeed_g6_clk_data->hws[ASPEED_CLK_MAC4RCLK] = hw; in aspeed_g6_clk_probe()
[all …]
|
| H A D | clk-aspeed.c | 433 aspeed_clk_data->hws[ASPEED_CLK_UART] = hw; in aspeed_clk_probe()
443 aspeed_clk_data->hws[ASPEED_CLK_MPLL] = hw; in aspeed_clk_probe()
457 aspeed_clk_data->hws[ASPEED_CLK_SDIO] = hw; in aspeed_clk_probe()
466 aspeed_clk_data->hws[ASPEED_CLK_MAC] = hw; in aspeed_clk_probe()
481 aspeed_clk_data->hws[ASPEED_CLK_MAC1RCLK] = hw; in aspeed_clk_probe()
489 aspeed_clk_data->hws[ASPEED_CLK_MAC2RCLK] = hw; in aspeed_clk_probe()
499 aspeed_clk_data->hws[ASPEED_CLK_LHCLK] = hw; in aspeed_clk_probe()
508 aspeed_clk_data->hws[ASPEED_CLK_BCLK] = hw; in aspeed_clk_probe()
515 aspeed_clk_data->hws[ASPEED_CLK_24M] = hw; in aspeed_clk_probe()
523 aspeed_clk_data->hws[ASPEED_CLK_ECLK_MUX] = hw; in aspeed_clk_probe()
[all …]
|
| /linux/drivers/clk/imgtec/ |
| H A D | clk-boston.c | 61 onecell = kzalloc_flex(*onecell, hws, BOSTON_CLK_COUNT); in clk_boston_setup()
72 onecell->hws[BOSTON_CLK_INPUT] = hw; in clk_boston_setup()
79 onecell->hws[BOSTON_CLK_SYS] = hw; in clk_boston_setup()
86 onecell->hws[BOSTON_CLK_CPU] = hw; in clk_boston_setup()
97 clk_hw_unregister_fixed_rate(onecell->hws[BOSTON_CLK_CPU]); in clk_boston_setup()
99 clk_hw_unregister_fixed_rate(onecell->hws[BOSTON_CLK_SYS]); in clk_boston_setup()
101 clk_hw_unregister_fixed_rate(onecell->hws[BOSTON_CLK_INPUT]); in clk_boston_setup()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn314/ |
| H A D | dcn314_hwseq.h | 36 void dcn314_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
38 void dcn314_enable_power_gating_plane(struct dce_hwseq *hws, bool enable);
44 void dcn314_resync_fifo_dccg_dio(struct dce_hwseq *hws, struct dc *dc, struct dc_state *context, un…
46 void dcn314_dpp_root_clock_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool clock_on);
50 void dcn314_dpp_pg_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool power_on);
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
| H A D | dcn20_hwseq.h | 97 struct dce_hwseq *hws);
100 struct dce_hwseq *hws,
103 struct dce_hwseq *hws,
107 struct dce_hwseq *hws,
126 struct dce_hwseq *hws,
134 struct dce_hwseq *hws,
140 void dcn20_dccg_init(struct dce_hwseq *hws);
141 int dcn20_init_sys_ctx(struct dce_hwseq *hws,
|