Home
last modified time | relevance | path

Searched refs:hwmgr (Results 1 – 25 of 68) sorted by relevance

123

/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dhwmgr.c50 extern int smu10_init_function_pointers(struct pp_hwmgr *hwmgr);
52 static int polaris_set_asic_special_caps(struct pp_hwmgr *hwmgr);
53 static void hwmgr_init_default_caps(struct pp_hwmgr *hwmgr);
54 static int hwmgr_set_user_specify_caps(struct pp_hwmgr *hwmgr);
55 static int fiji_set_asic_special_caps(struct pp_hwmgr *hwmgr);
56 static int tonga_set_asic_special_caps(struct pp_hwmgr *hwmgr);
57 static int topaz_set_asic_special_caps(struct pp_hwmgr *hwmgr);
58 static int ci_set_asic_special_caps(struct pp_hwmgr *hwmgr);
61 static void hwmgr_init_workload_prority(struct pp_hwmgr *hwmgr) in hwmgr_init_workload_prority() argument
63 hwmgr->workload_prority[PP_SMC_POWER_PROFILE_BOOTUP_DEFAULT] = 0; in hwmgr_init_workload_prority()
[all …]
H A Dpp_psm.c29 int psm_init_power_state_table(struct pp_hwmgr *hwmgr) in psm_init_power_state_table() argument
36 if (hwmgr->hwmgr_func->get_num_of_pp_table_entries == NULL) in psm_init_power_state_table()
39 if (hwmgr->hwmgr_func->get_power_state_size == NULL) in psm_init_power_state_table()
42 table_entries = hwmgr->hwmgr_func->get_num_of_pp_table_entries(hwmgr); in psm_init_power_state_table()
44 size = hwmgr->hwmgr_func->get_power_state_size(hwmgr) + in psm_init_power_state_table()
49 hwmgr->num_ps = 0; in psm_init_power_state_table()
50 hwmgr->ps_size = 0; in psm_init_power_state_table()
53 hwmgr->num_ps = table_entries; in psm_init_power_state_table()
54 hwmgr->ps_size = size; in psm_init_power_state_table()
56 hwmgr->ps = kcalloc(table_entries, size, GFP_KERNEL); in psm_init_power_state_table()
[all …]
H A Dsmu8_hwmgr.c68 static uint32_t smu8_get_eclk_level(struct pp_hwmgr *hwmgr, in smu8_get_eclk_level() argument
73 hwmgr->dyn_state.vce_clock_voltage_dependency_table; in smu8_get_eclk_level()
99 static uint32_t smu8_get_sclk_level(struct pp_hwmgr *hwmgr, in smu8_get_sclk_level() argument
104 hwmgr->dyn_state.vddc_dependency_on_sclk; in smu8_get_sclk_level()
129 static uint32_t smu8_get_uvd_level(struct pp_hwmgr *hwmgr, in smu8_get_uvd_level() argument
134 hwmgr->dyn_state.uvd_clock_voltage_dependency_table; in smu8_get_uvd_level()
160 static uint32_t smu8_get_max_sclk_level(struct pp_hwmgr *hwmgr) in smu8_get_max_sclk_level() argument
162 struct smu8_hwmgr *data = hwmgr->backend; in smu8_get_max_sclk_level()
165 smum_send_msg_to_smc(hwmgr, in smu8_get_max_sclk_level()
174 static int smu8_initialize_dpm_defaults(struct pp_hwmgr *hwmgr) in smu8_initialize_dpm_defaults() argument
[all …]
H A Dsmu7_hwmgr.c173 static int smu7_force_clock_level(struct pp_hwmgr *hwmgr,
175 static int smu7_notify_has_display(struct pp_hwmgr *hwmgr);
203 static int smu7_get_mc_microcode_version(struct pp_hwmgr *hwmgr) in smu7_get_mc_microcode_version() argument
205 cgs_write_register(hwmgr->device, mmMC_SEQ_IO_DEBUG_INDEX, 0x9F); in smu7_get_mc_microcode_version()
207 hwmgr->microcode_version_info.MC = cgs_read_register(hwmgr->device, mmMC_SEQ_IO_DEBUG_DATA); in smu7_get_mc_microcode_version()
212 static uint16_t smu7_get_current_pcie_speed(struct pp_hwmgr *hwmgr) in smu7_get_current_pcie_speed() argument
217 speedCntl = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__PCIE, in smu7_get_current_pcie_speed()
223 static int smu7_get_current_pcie_lane_number(struct pp_hwmgr *hwmgr) in smu7_get_current_pcie_lane_number() argument
228 link_width = PHM_READ_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__PCIE, in smu7_get_current_pcie_lane_number()
243 static int smu7_enable_smc_voltage_controller(struct pp_hwmgr *hwmgr) in smu7_enable_smc_voltage_controller() argument
[all …]
H A Dprocesspptables.c50 static uint16_t get_vce_table_offset(struct pp_hwmgr *hwmgr, in get_vce_table_offset() argument
74 static uint16_t get_vce_clock_info_array_offset(struct pp_hwmgr *hwmgr, in get_vce_clock_info_array_offset() argument
77 uint16_t table_offset = get_vce_table_offset(hwmgr, in get_vce_clock_info_array_offset()
86 static uint16_t get_vce_clock_info_array_size(struct pp_hwmgr *hwmgr, in get_vce_clock_info_array_size() argument
89 uint16_t table_offset = get_vce_clock_info_array_offset(hwmgr, in get_vce_clock_info_array_size()
102 static uint16_t get_vce_clock_voltage_limit_table_offset(struct pp_hwmgr *hwmgr, in get_vce_clock_voltage_limit_table_offset() argument
105 uint16_t table_offset = get_vce_clock_info_array_offset(hwmgr, in get_vce_clock_voltage_limit_table_offset()
109 return table_offset + get_vce_clock_info_array_size(hwmgr, in get_vce_clock_voltage_limit_table_offset()
115 static uint16_t get_vce_clock_voltage_limit_table_size(struct pp_hwmgr *hwmgr, in get_vce_clock_voltage_limit_table_size() argument
118 uint16_t table_offset = get_vce_clock_voltage_limit_table_offset(hwmgr, powerplay_table); in get_vce_clock_voltage_limit_table_size()
[all …]
H A Dvega12_thermal.c32 static int vega12_get_current_rpm(struct pp_hwmgr *hwmgr, uint32_t *current_rpm) in vega12_get_current_rpm() argument
34 PP_ASSERT_WITH_CODE(!smum_send_msg_to_smc(hwmgr, in vega12_get_current_rpm()
43 int vega12_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr, in vega12_fan_ctrl_get_fan_speed_info() argument
55 int vega12_fan_ctrl_get_fan_speed_rpm(struct pp_hwmgr *hwmgr, uint32_t *speed) in vega12_fan_ctrl_get_fan_speed_rpm() argument
59 return vega12_get_current_rpm(hwmgr, speed); in vega12_fan_ctrl_get_fan_speed_rpm()
68 static int vega12_enable_fan_control_feature(struct pp_hwmgr *hwmgr) in vega12_enable_fan_control_feature() argument
71 struct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend); in vega12_enable_fan_control_feature()
75 hwmgr, true, in vega12_enable_fan_control_feature()
86 static int vega12_disable_fan_control_feature(struct pp_hwmgr *hwmgr) in vega12_disable_fan_control_feature() argument
89 struct vega12_hwmgr *data = (struct vega12_hwmgr *)(hwmgr->backend); in vega12_disable_fan_control_feature()
[all …]
H A Dvega12_hwmgr.c57 static int vega12_force_clock_level(struct pp_hwmgr *hwmgr,
59 static int vega12_get_clock_ranges(struct pp_hwmgr *hwmgr,
64 static void vega12_set_default_registry_data(struct pp_hwmgr *hwmgr) in vega12_set_default_registry_data() argument
67 (struct vega12_hwmgr *)(hwmgr->backend); in vega12_set_default_registry_data()
135 data->registry_data.pcie_dpm_key_disabled = !(hwmgr->feature_mask & PP_PCIE_DPM_MASK); in vega12_set_default_registry_data()
138 static int vega12_set_features_platform_caps(struct pp_hwmgr *hwmgr) in vega12_set_features_platform_caps() argument
141 (struct vega12_hwmgr *)(hwmgr->backend); in vega12_set_features_platform_caps()
142 struct amdgpu_device *adev = hwmgr->adev; in vega12_set_features_platform_caps()
145 phm_cap_unset(hwmgr->platform_descriptor.platformCaps, in vega12_set_features_platform_caps()
148 phm_cap_set(hwmgr->platform_descriptor.platformCaps, in vega12_set_features_platform_caps()
[all …]
H A Dvega10_hwmgr.c115 static void vega10_set_default_registry_data(struct pp_hwmgr *hwmgr) in vega10_set_default_registry_data() argument
117 struct vega10_hwmgr *data = hwmgr->backend; in vega10_set_default_registry_data()
120 hwmgr->feature_mask & PP_SCLK_DPM_MASK ? false : true; in vega10_set_default_registry_data()
122 hwmgr->feature_mask & PP_SOCCLK_DPM_MASK ? false : true; in vega10_set_default_registry_data()
124 hwmgr->feature_mask & PP_MCLK_DPM_MASK ? false : true; in vega10_set_default_registry_data()
126 hwmgr->feature_mask & PP_PCIE_DPM_MASK ? false : true; in vega10_set_default_registry_data()
129 hwmgr->feature_mask & PP_DCEFCLK_DPM_MASK ? false : true; in vega10_set_default_registry_data()
131 if (hwmgr->feature_mask & PP_POWER_CONTAINMENT_MASK) { in vega10_set_default_registry_data()
138 hwmgr->feature_mask & PP_CLOCK_STRETCH_MASK ? true : false; in vega10_set_default_registry_data()
141 hwmgr->feature_mask & PP_ULV_MASK ? true : false; in vega10_set_default_registry_data()
[all …]
H A Dprocess_pptables_v1_0.c40 static void set_hw_cap(struct pp_hwmgr *hwmgr, bool setIt, enum phm_platform_caps cap) in set_hw_cap() argument
43 phm_cap_set(hwmgr->platform_descriptor.platformCaps, cap); in set_hw_cap()
45 phm_cap_unset(hwmgr->platform_descriptor.platformCaps, cap); in set_hw_cap()
55 static int set_platform_caps(struct pp_hwmgr *hwmgr, uint32_t powerplay_caps) in set_platform_caps() argument
69 hwmgr, in set_platform_caps()
75 hwmgr, in set_platform_caps()
81 hwmgr, in set_platform_caps()
87 hwmgr, in set_platform_caps()
93 hwmgr, in set_platform_caps()
99 hwmgr, in set_platform_caps()
[all …]
H A Dvega10_processpptables.c37 static void set_hw_cap(struct pp_hwmgr *hwmgr, bool enable, in set_hw_cap() argument
41 phm_cap_set(hwmgr->platform_descriptor.platformCaps, cap); in set_hw_cap()
43 phm_cap_unset(hwmgr->platform_descriptor.platformCaps, cap); in set_hw_cap()
46 static const void *get_powerplay_table(struct pp_hwmgr *hwmgr) in get_powerplay_table() argument
52 const void *table_address = hwmgr->soft_pp_table; in get_powerplay_table()
56 smu_atom_get_data_table(hwmgr->adev, index, in get_powerplay_table()
59 hwmgr->soft_pp_table = table_address; /*Cache the result in RAM.*/ in get_powerplay_table()
60 hwmgr->soft_pp_table_size = size; in get_powerplay_table()
67 struct pp_hwmgr *hwmgr, in check_powerplay_tables() argument
88 static int set_platform_caps(struct pp_hwmgr *hwmgr, uint32_t powerplay_caps) in set_platform_caps() argument
[all …]
H A Dvega20_hwmgr.c62 static void vega20_set_default_registry_data(struct pp_hwmgr *hwmgr) in vega20_set_default_registry_data() argument
65 (struct vega20_hwmgr *)(hwmgr->backend); in vega20_set_default_registry_data()
99 smum_send_msg_to_smc(hwmgr, PPSMC_MSG_GetSmuVersion, &hwmgr->smu_version); in vega20_set_default_registry_data()
100 if (hwmgr->smu_version < 0x282100) in vega20_set_default_registry_data()
103 if (!(hwmgr->feature_mask & PP_PCIE_DPM_MASK)) in vega20_set_default_registry_data()
106 if (!(hwmgr->feature_mask & PP_SCLK_DPM_MASK)) in vega20_set_default_registry_data()
109 if (!(hwmgr->feature_mask & PP_SOCCLK_DPM_MASK)) in vega20_set_default_registry_data()
112 if (!(hwmgr->feature_mask & PP_MCLK_DPM_MASK)) in vega20_set_default_registry_data()
115 if (!(hwmgr->feature_mask & PP_DCEFCLK_DPM_MASK)) in vega20_set_default_registry_data()
118 if (!(hwmgr->feature_mask & PP_ULV_MASK)) in vega20_set_default_registry_data()
[all …]
H A Dvega12_processpptables.c34 static void set_hw_cap(struct pp_hwmgr *hwmgr, bool enable, in set_hw_cap() argument
38 phm_cap_set(hwmgr->platform_descriptor.platformCaps, cap); in set_hw_cap()
40 phm_cap_unset(hwmgr->platform_descriptor.platformCaps, cap); in set_hw_cap()
43 static const void *get_powerplay_table(struct pp_hwmgr *hwmgr) in get_powerplay_table() argument
49 const void *table_address = hwmgr->soft_pp_table; in get_powerplay_table()
53 smu_atom_get_data_table(hwmgr->adev, index, in get_powerplay_table()
56 hwmgr->soft_pp_table = table_address; /*Cache the result in RAM.*/ in get_powerplay_table()
57 hwmgr->soft_pp_table_size = size; in get_powerplay_table()
64 struct pp_hwmgr *hwmgr, in check_powerplay_tables() argument
76 static int set_platform_caps(struct pp_hwmgr *hwmgr, uint32_t powerplay_caps) in set_platform_caps() argument
[all …]
H A Dvega10_powertune.c749 static int vega10_program_didt_config_registers(struct pp_hwmgr *hwmgr, const struct vega10_didt_co… in vega10_program_didt_config_registers() argument
758 data = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__DIDT, config_regs->offset); in vega10_program_didt_config_registers()
761 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, config_regs->offset, data); in vega10_program_didt_config_registers()
764 data = cgs_read_ind_register(hwmgr->device, CGS_IND_REG_GC_CAC, config_regs->offset); in vega10_program_didt_config_registers()
767 cgs_write_ind_register(hwmgr->device, CGS_IND_REG_GC_CAC, config_regs->offset, data); in vega10_program_didt_config_registers()
770 data = cgs_read_ind_register(hwmgr->device, CGS_IND_REG_SE_CAC, config_regs->offset); in vega10_program_didt_config_registers()
773 cgs_write_ind_register(hwmgr->device, CGS_IND_REG_SE_CAC, config_regs->offset, data); in vega10_program_didt_config_registers()
785 static int vega10_program_gc_didt_config_registers(struct pp_hwmgr *hwmgr, const struct vega10_didt… in vega10_program_gc_didt_config_registers() argument
790 data = cgs_read_register(hwmgr->device, config_regs->offset); in vega10_program_gc_didt_config_registers()
793 cgs_write_register(hwmgr->device, config_regs->offset, data); in vega10_program_gc_didt_config_registers()
[all …]
H A Dsmu_helper.h51 struct pp_hwmgr *hwmgr,
57 struct pp_hwmgr *hwmgr,
62 extern int phm_wait_for_register_unequal(struct pp_hwmgr *hwmgr,
66 struct pp_hwmgr *hwmgr,
71 extern bool phm_cf_want_uvd_power_gating(struct pp_hwmgr *hwmgr);
72 extern bool phm_cf_want_vce_power_gating(struct pp_hwmgr *hwmgr);
73 extern bool phm_cf_want_microcode_fan_ctrl(struct pp_hwmgr *hwmgr);
88 extern int phm_get_sclk_for_voltage_evv(struct pp_hwmgr *hwmgr, phm_ppt_v1_voltage_lookup_table *lo…
90 extern int phm_initializa_dynamic_state_adjustment_rule_settings(struct pp_hwmgr *hwmgr);
91 extern uint32_t phm_get_lowest_enabled_level(struct pp_hwmgr *hwmgr, uint32_t mask);
[all …]
H A Dsmu7_thermal.h41 extern int smu7_thermal_get_temperature(struct pp_hwmgr *hwmgr);
42 extern int smu7_thermal_stop_thermal_controller(struct pp_hwmgr *hwmgr);
43 extern int smu7_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr, struct phm_fan_speed_info *fan_…
44 extern int smu7_fan_ctrl_get_fan_speed_pwm(struct pp_hwmgr *hwmgr, uint32_t *speed);
45 extern int smu7_fan_ctrl_set_default_mode(struct pp_hwmgr *hwmgr);
46 extern int smu7_fan_ctrl_set_static_mode(struct pp_hwmgr *hwmgr, uint32_t mode);
47 extern int smu7_fan_ctrl_set_fan_speed_pwm(struct pp_hwmgr *hwmgr, uint32_t speed);
48 extern int smu7_fan_ctrl_reset_fan_speed_to_default(struct pp_hwmgr *hwmgr);
49 extern int smu7_thermal_ctrl_uninitialize_thermal_controller(struct pp_hwmgr *hwmgr);
50 extern int smu7_fan_ctrl_set_fan_speed_rpm(struct pp_hwmgr *hwmgr, uint32_t speed);
[all …]
H A Dvega10_thermal.h53 extern int vega10_thermal_get_temperature(struct pp_hwmgr *hwmgr);
54 extern int vega10_thermal_stop_thermal_controller(struct pp_hwmgr *hwmgr);
55 extern int vega10_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr,
57 extern int vega10_fan_ctrl_get_fan_speed_pwm(struct pp_hwmgr *hwmgr,
59 extern int vega10_fan_ctrl_set_default_mode(struct pp_hwmgr *hwmgr);
60 extern int vega10_fan_ctrl_set_static_mode(struct pp_hwmgr *hwmgr,
62 extern int vega10_fan_ctrl_set_fan_speed_pwm(struct pp_hwmgr *hwmgr,
64 extern int vega10_fan_ctrl_reset_fan_speed_to_default(struct pp_hwmgr *hwmgr);
66 struct pp_hwmgr *hwmgr);
67 extern int vega10_fan_ctrl_set_fan_speed_rpm(struct pp_hwmgr *hwmgr,
[all …]
/linux/drivers/gpu/drm/amd/pm/powerplay/
H A Damd_powerplay.c39 struct pp_hwmgr *hwmgr; in amd_powerplay_create() local
44 hwmgr = kzalloc(sizeof(struct pp_hwmgr), GFP_KERNEL); in amd_powerplay_create()
45 if (hwmgr == NULL) in amd_powerplay_create()
48 hwmgr->adev = adev; in amd_powerplay_create()
49 hwmgr->not_vf = !amdgpu_sriov_vf(adev); in amd_powerplay_create()
50 hwmgr->device = amdgpu_cgs_create_device(adev); in amd_powerplay_create()
51 if (!hwmgr->device) { in amd_powerplay_create()
52 kfree(hwmgr); in amd_powerplay_create()
56 mutex_init(&hwmgr->msg_lock); in amd_powerplay_create()
57 hwmgr->chip_family = adev->family; in amd_powerplay_create()
[all …]
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dsmumgr.c57 int smum_thermal_avfs_enable(struct pp_hwmgr *hwmgr) in smum_thermal_avfs_enable() argument
59 if (NULL != hwmgr->smumgr_funcs->thermal_avfs_enable) in smum_thermal_avfs_enable()
60 return hwmgr->smumgr_funcs->thermal_avfs_enable(hwmgr); in smum_thermal_avfs_enable()
65 int smum_thermal_setup_fan_table(struct pp_hwmgr *hwmgr) in smum_thermal_setup_fan_table() argument
67 if (NULL != hwmgr->smumgr_funcs->thermal_setup_fan_table) in smum_thermal_setup_fan_table()
68 return hwmgr->smumgr_funcs->thermal_setup_fan_table(hwmgr); in smum_thermal_setup_fan_table()
73 int smum_update_sclk_threshold(struct pp_hwmgr *hwmgr) in smum_update_sclk_threshold() argument
76 if (NULL != hwmgr->smumgr_funcs->update_sclk_threshold) in smum_update_sclk_threshold()
77 return hwmgr->smumgr_funcs->update_sclk_threshold(hwmgr); in smum_update_sclk_threshold()
82 int smum_update_smc_table(struct pp_hwmgr *hwmgr, uint32_t type) in smum_update_smc_table() argument
[all …]
H A Dsmu8_smumgr.c56 static uint32_t smu8_get_argument(struct pp_hwmgr *hwmgr) in smu8_get_argument() argument
58 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_get_argument()
61 return cgs_read_register(hwmgr->device, in smu8_get_argument()
66 static int smu8_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr, in smu8_send_msg_to_smc_with_parameter() argument
73 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_send_msg_to_smc_with_parameter()
76 result = PHM_WAIT_FIELD_UNEQUAL(hwmgr, in smu8_send_msg_to_smc_with_parameter()
80 uint32_t val = cgs_read_register(hwmgr->device, in smu8_send_msg_to_smc_with_parameter()
88 cgs_write_register(hwmgr->device, mmSMU_MP1_SRBM2P_ARG_0, parameter); in smu8_send_msg_to_smc_with_parameter()
90 cgs_write_register(hwmgr->device, mmSMU_MP1_SRBM2P_RESP_0, 0); in smu8_send_msg_to_smc_with_parameter()
91 cgs_write_register(hwmgr->device, mmSMU_MP1_SRBM2P_MSG_0, msg); in smu8_send_msg_to_smc_with_parameter()
[all …]
H A Dci_smumgr.c94 static int ci_set_smc_sram_address(struct pp_hwmgr *hwmgr, in ci_set_smc_sram_address() argument
103 cgs_write_register(hwmgr->device, mmSMC_IND_INDEX_0, smc_addr); in ci_set_smc_sram_address()
104 PHM_WRITE_FIELD(hwmgr->device, SMC_IND_ACCESS_CNTL, AUTO_INCREMENT_IND_0, 0); in ci_set_smc_sram_address()
108 static int ci_copy_bytes_to_smc(struct pp_hwmgr *hwmgr, uint32_t smc_start_address, in ci_copy_bytes_to_smc() argument
129 result = ci_set_smc_sram_address(hwmgr, addr, limit); in ci_copy_bytes_to_smc()
134 cgs_write_register(hwmgr->device, mmSMC_IND_DATA_0, data); in ci_copy_bytes_to_smc()
145 result = ci_set_smc_sram_address(hwmgr, addr, limit); in ci_copy_bytes_to_smc()
151 original_data = cgs_read_register(hwmgr->device, mmSMC_IND_DATA_0); in ci_copy_bytes_to_smc()
165 result = ci_set_smc_sram_address(hwmgr, addr, limit); in ci_copy_bytes_to_smc()
170 cgs_write_register(hwmgr->device, mmSMC_IND_DATA_0, data); in ci_copy_bytes_to_smc()
[all …]
H A Diceland_smumgr.c109 static int iceland_start_smc(struct pp_hwmgr *hwmgr) in iceland_start_smc() argument
111 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in iceland_start_smc()
117 static void iceland_reset_smc(struct pp_hwmgr *hwmgr) in iceland_reset_smc() argument
119 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in iceland_reset_smc()
125 static void iceland_stop_smc_clock(struct pp_hwmgr *hwmgr) in iceland_stop_smc_clock() argument
127 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in iceland_stop_smc_clock()
132 static void iceland_start_smc_clock(struct pp_hwmgr *hwmgr) in iceland_start_smc_clock() argument
134 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in iceland_start_smc_clock()
139 static int iceland_smu_start_smc(struct pp_hwmgr *hwmgr) in iceland_smu_start_smc() argument
142 smu7_program_jump_on_start(hwmgr); in iceland_smu_start_smc()
[all …]
H A Dfiji_smumgr.c99 static int fiji_start_smu_in_protection_mode(struct pp_hwmgr *hwmgr) in fiji_start_smu_in_protection_mode() argument
107 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_protection_mode()
110 result = smu7_upload_smu_firmware_image(hwmgr); in fiji_start_smu_in_protection_mode()
115 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_protection_mode()
118 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_protection_mode()
122 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_protection_mode()
130 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_protection_mode()
134 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_protection_mode()
137 PHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND, RCU_UC_EVENTS, in fiji_start_smu_in_protection_mode()
140 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_Test, 0x20000, NULL); in fiji_start_smu_in_protection_mode()
[all …]
H A Dvegam_smumgr.c82 static int vegam_smu_init(struct pp_hwmgr *hwmgr) in vegam_smu_init() argument
90 hwmgr->smu_backend = smu_data; in vegam_smu_init()
92 if (smu7_init(hwmgr)) { in vegam_smu_init()
100 static int vegam_start_smu_in_protection_mode(struct pp_hwmgr *hwmgr) in vegam_start_smu_in_protection_mode() argument
108 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in vegam_start_smu_in_protection_mode()
111 result = smu7_upload_smu_firmware_image(hwmgr); in vegam_start_smu_in_protection_mode()
116 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixSMU_STATUS, 0); in vegam_start_smu_in_protection_mode()
118 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in vegam_start_smu_in_protection_mode()
122 PHM_WRITE_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in vegam_start_smu_in_protection_mode()
126 PHM_WAIT_VFPF_INDIRECT_FIELD(hwmgr, SMC_IND, RCU_UC_EVENTS, INTERRUPTS_ENABLED, 1); in vegam_start_smu_in_protection_mode()
[all …]
H A Dsmu9_smumgr.c39 bool smu9_is_smc_ram_running(struct pp_hwmgr *hwmgr) in smu9_is_smc_ram_running() argument
41 struct amdgpu_device *adev = hwmgr->adev; in smu9_is_smc_ram_running()
59 static uint32_t smu9_wait_for_response(struct pp_hwmgr *hwmgr) in smu9_wait_for_response() argument
61 struct amdgpu_device *adev = hwmgr->adev; in smu9_wait_for_response()
65 if (hwmgr->pp_one_vf) { in smu9_wait_for_response()
68 ret = phm_wait_for_register_unequal(hwmgr, reg, in smu9_wait_for_response()
78 ret = phm_wait_for_register_unequal(hwmgr, reg, in smu9_wait_for_response()
93 static int smu9_send_msg_to_smc_without_waiting(struct pp_hwmgr *hwmgr, in smu9_send_msg_to_smc_without_waiting() argument
96 struct amdgpu_device *adev = hwmgr->adev; in smu9_send_msg_to_smc_without_waiting()
98 if (hwmgr->pp_one_vf) { in smu9_send_msg_to_smc_without_waiting()
[all …]
/linux/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dsmumgr.h84 extern int smum_download_powerplay_table(struct pp_hwmgr *hwmgr, void **table);
86 extern int smum_upload_powerplay_table(struct pp_hwmgr *hwmgr);
88 extern int smum_send_msg_to_smc(struct pp_hwmgr *hwmgr, uint16_t msg, uint32_t *resp);
90 extern int smum_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr,
94 extern int smum_update_sclk_threshold(struct pp_hwmgr *hwmgr);
96 extern int smum_update_smc_table(struct pp_hwmgr *hwmgr, uint32_t type);
97 extern int smum_process_firmware_header(struct pp_hwmgr *hwmgr);
98 extern int smum_thermal_avfs_enable(struct pp_hwmgr *hwmgr);
99 extern int smum_thermal_setup_fan_table(struct pp_hwmgr *hwmgr);
100 extern int smum_init_smc_table(struct pp_hwmgr *hwmgr);
[all …]

123