Home
last modified time | relevance | path

Searched refs:gbase (Results 1 – 25 of 28) sorted by relevance

12

/linux/drivers/phy/microchip/
H A Dsparx5_serdes.h52 int gbase, int ginst, in sdx5_addr() argument
61 gbase + ((ginst) * gwidth) + in sdx5_addr()
66 int gbase, int ginst, in sdx5_inst_baseaddr() argument
74 gbase + ((ginst) * gwidth) + in sdx5_inst_baseaddr()
80 int gbase, int ginst, int gcnt, int gwidth, in sdx5_rmw() argument
86 gbase, ginst, gcnt, gwidth, in sdx5_rmw()
95 int gbase, int ginst, int gcnt, int gwidth, in sdx5_inst_rmw() argument
101 gbase, ginst, gcnt, gwidth, in sdx5_inst_rmw()
125 int gbase, in sdx5_inst_addr() argument
130 return sdx5_inst_baseaddr(iomem, gbase, ginst, gcnt, gwidth, in sdx5_inst_addr()
H A Dlan966x_serdes.c21 gbase, ginst, gcnt, gwidth, \ argument
23 (gbase + ((ginst) * gwidth) + raddr + ((rinst) * rwidth))
/linux/drivers/clk/berlin/
H A Dbg2.c87 static void __iomem *gbase; variable
510 gbase = of_iomap(parent_np, 0); in berlin2_clock_setup()
512 if (!gbase) in berlin2_clock_setup()
529 ret = berlin2_pll_register(&bg2_pll_map, gbase + REG_SYSPLLCTL0, in berlin2_clock_setup()
534 ret = berlin2_pll_register(&bg2_pll_map, gbase + REG_MEMPLLCTL0, in berlin2_clock_setup()
539 ret = berlin2_pll_register(&bg2_pll_map, gbase + REG_CPUPLLCTL0, in berlin2_clock_setup()
548 ret = berlin2_avpll_vco_register(gbase + REG_AVPLLCTL0, "avpll_vcoA", in berlin2_clock_setup()
554 ret = berlin2_avpll_channel_register(gbase + REG_AVPLLCTL0, in berlin2_clock_setup()
561 ret = berlin2_avpll_vco_register(gbase + REG_AVPLLCTL31, "avpll_vcoB", in berlin2_clock_setup()
568 ret = berlin2_avpll_channel_register(gbase + REG_AVPLLCTL31, in berlin2_clock_setup()
[all …]
H A Dbg2q.c41 static void __iomem *gbase; variable
296 gbase = of_iomap(parent_np, 0); in berlin2q_clock_setup()
297 if (!gbase) { in berlin2q_clock_setup()
308 iounmap(gbase); in berlin2q_clock_setup()
320 ret = berlin2_pll_register(&bg2q_pll_map, gbase + REG_SYSPLLCTL0, in berlin2q_clock_setup()
345 hws[CLKID_SYS + n] = berlin2_div_register(&dd->map, gbase, in berlin2q_clock_setup()
355 gd->parent_name, gd->flags, gbase + REG_CLKENABLE, in berlin2q_clock_setup()
383 iounmap(gbase); in berlin2q_clock_setup()
/linux/drivers/net/ethernet/microchip/sparx5/
H A Dsparx5_main.h574 int gbase, int ginst, in spx5_offset() argument
582 return gbase + ((ginst) * gwidth) + in spx5_offset()
591 int gbase, int ginst, in spx5_addr() argument
600 gbase + ((ginst) * gwidth) + in spx5_addr()
605 int gbase, int ginst, in spx5_inst_addr() argument
613 gbase + ((ginst) * gwidth) + in spx5_inst_addr()
618 int gbase, int ginst, int gcnt, int gwidth, in spx5_rd() argument
621 return readl(spx5_addr(sparx5->regs, id, tinst, tcnt, gbase, ginst, in spx5_rd()
626 int gbase, int ginst, int gcnt, int gwidth, in spx5_inst_rd() argument
629 return readl(spx5_inst_addr(iomem, gbase, ginst, in spx5_inst_rd()
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls2088a-rdb.dts28 phy-connection-type = "10gbase-r";
33 phy-connection-type = "10gbase-r";
38 phy-connection-type = "10gbase-r";
43 phy-connection-type = "10gbase-r";
48 phy-connection-type = "10gbase-r";
53 phy-connection-type = "10gbase-r";
58 phy-connection-type = "10gbase-r";
63 phy-connection-type = "10gbase-r";
H A Dfsl-ls2080a-rdb.dts30 phy-connection-type = "10gbase-r";
35 phy-connection-type = "10gbase-r";
40 phy-connection-type = "10gbase-r";
45 phy-connection-type = "10gbase-r";
H A Dfsl-ls1046a-rdb.dts156 phy-connection-type = "10gbase-r";
/linux/arch/arm64/boot/dts/microchip/
H A Dsparx5_pcb134_board.dtsi727 phy-mode = "10gbase-r";
737 phy-mode = "10gbase-r";
746 phy-mode = "10gbase-r";
755 phy-mode = "10gbase-r";
764 phy-mode = "10gbase-r";
773 phy-mode = "10gbase-r";
782 phy-mode = "10gbase-r";
791 phy-mode = "10gbase-r";
800 phy-mode = "10gbase-r";
809 phy-mode = "10gbase-r";
[all …]
H A Dsparx5_pcb135_board.dtsi705 phy-mode = "10gbase-r";
713 phy-mode = "10gbase-r";
721 phy-mode = "10gbase-r";
729 phy-mode = "10gbase-r";
/linux/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_main.h695 int gbase, int ginst, in lan_addr() argument
704 gbase + ((ginst) * gwidth) + in lan_addr()
709 int gbase, int ginst, int gcnt, int gwidth, in lan_rd() argument
712 return readl(lan_addr(lan966x->regs, id, tinst, tcnt, gbase, ginst, in lan_rd()
718 int gbase, int ginst, int gcnt, int gwidth, in lan_wr() argument
722 gbase, ginst, gcnt, gwidth, in lan_wr()
728 int gbase, int ginst, int gcnt, int gwidth, in lan_rmw() argument
733 nval = readl(lan_addr(lan966x->regs, id, tinst, tcnt, gbase, ginst, in lan_rmw()
736 writel(nval, lan_addr(lan966x->regs, id, tinst, tcnt, gbase, ginst, in lan_rmw()
/linux/arch/arm64/boot/dts/marvell/
H A Darmada-8040-mcbin.dts37 phy-mode = "10gbase-r";
44 phy-mode = "10gbase-r";
H A Darmada-8040-mcbin-singleshot.dts34 phy-mode = "10gbase-r";
41 phy-mode = "10gbase-r";
H A Dcn9130-crb.dtsi275 phy-mode = "10gbase-r";
283 phy-mode = "10gbase-r";
343 phy-mode = "10gbase-r";
H A Darmada-8040-db.dts198 phy-mode = "10gbase-r";
351 phy-mode = "10gbase-r";
H A Dcn9132-clearfog.dts200 phy-mode = "10gbase-r";
469 phy-mode = "5gbase-r";
568 phy-mode = "5gbase-r";
H A Darmada-8040-puzzle-m801.dts383 phy-mode = "10gbase-r";
457 phy-mode = "10gbase-r";
H A Dcn9131-db.dtsi88 phy-mode = "10gbase-r";
H A Dcn9130-cf.dtsi42 phy-mode = "10gbase-r";
H A Dcn9132-db.dtsi106 phy-mode = "10gbase-r";
H A Dcn9131-cf-solidwan.dts153 phy-mode = "10gbase-r";
427 phy-mode = "10gbase-r";
H A Darmada-7040-db.dts285 phy-mode = "10gbase-r";
/linux/drivers/acpi/riscv/
H A Dirq.c136 u64 gbase; in riscv_acpi_create_gsi_map() local
143 status = acpi_evaluate_integer(handle, "_GSB", NULL, &gbase); in riscv_acpi_create_gsi_map()
149 status = riscv_acpi_update_gsi_handle((u32)gbase, handle); in riscv_acpi_create_gsi_map()
/linux/drivers/mfd/
H A Dlpc_ich.c360 int gbase; /* GPIO base */ member
1116 pci_read_config_dword(dev, priv->gbase, &base_addr_cfg); in lpc_ich_init_gpio()
1394 priv->gbase = GPIOBASE_ICH0; in lpc_ich_probe()
1397 priv->gbase = GPIOBASE_ICH6; in lpc_ich_probe()
/linux/Documentation/ABI/testing/
H A Dsysfs-class-net-phydev44 xaui, 10gbase-kr, unknown

12