Home
last modified time | relevance | path

Searched refs:dsc_enable (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn35/
H A Ddcn35_dsc.c39 .dsc_enable = dsc35_enable,
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h471 int dsc_enable; member
H A Ddisplay_mode_vba.c634 if (dout->dsc_enable) in fetch_pipe_params()
647 mode_lib->vba.DSCEnabled[mode_lib->vba.NumberOfActivePlanes] = dout->dsc_enable; in fetch_pipe_params()
648 mode_lib->vba.DSCEnable[mode_lib->vba.NumberOfActivePlanes] = dout->dsc_enable; in fetch_pipe_params()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
H A Ddcn401_dsc.c24 .dsc_enable = dsc401_enable,
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h819 bool dsc_enable[DML2_MAX_PLANES];
1252 bool dsc_enable[DML2_MAX_PLANES];
818 bool dsc_enable[DML2_MAX_PLANES]; global() member
1251 bool dsc_enable[DML2_MAX_PLANES]; global() member
H A Ddml2_core_dcn4.c632 in_out->mode_support_result.cfg_support_info.stream_support_info[stream_index].dsc_enable = l->mode_support_ex_params.out_evaluation_info->DSCEnabled[i]; in core_dcn4_mode_support()
H A Ddml2_core_dcn4_calcs.c10720 mode_lib->mp.DSCDelay[k] = DSCDelayRequirement(cfg_support_info->stream_support_info[display_cfg->plane_descriptors[k].stream_index].dsc_enable, in dml_core_mode_programming()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
H A Ddcn20_dsc.c42 .dsc_enable = dsc2_enable,
/linux/drivers/gpu/drm/amd/display/dc/link/
H A Dlink_dpms.c763 dsc->funcs->dsc_enable(dsc, pipe_ctx->stream_res.opp->inst); in link_set_dsc_on_stream()
770 odm_dsc->funcs->dsc_enable(odm_dsc, odm_pipe->stream_res.opp->inst); in link_set_dsc_on_stream()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_pmo/
H A Ddml2_pmo_dcn4_fams2.c905 if (mode_support_result->cfg_support_info.stream_support_info[stream_index].dsc_enable) { in pmo_dcn4_fams2_optimize_for_vmin()
924 if (mode_support_result->cfg_support_info.stream_support_info[stream_index].dsc_enable) { in pmo_dcn4_fams2_optimize_for_vmin()
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c2662 if (dsc && dsc->funcs->dsc_enable) in hwss_hubbub_allow_self_refresh_control()
2663 dsc->funcs->dsc_enable(dsc, opp_inst); in hwss_hubbub_allow_self_refresh_control()
2745 if (dsc && dsc->funcs->dsc_enable)
2746 dsc->funcs->dsc_enable(dsc, pipe_ctx->stream_res.opp->inst); in hwss_dwbc_update()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/
H A Ddcn316_resource.c1803 if (pipes[pipe_cnt].dout.dsc_enable) { in dcn316_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/
H A Ddcn31_resource.c1839 if (pipes[pipe_cnt].dout.dsc_enable) { in dcn31_validate_bandwidth()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/
H A Ddcn315_resource.c1884 if (pipes[pipe_cnt].dout.dsc_enable) {
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.c2158 if (pipes[pipe_cnt].dout.dsc_enable) {
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c1377 pipes[pipe_cnt].dout.dsc_enable = res_ctx->pipe_ctx[i].stream->timing.flags.DSC; in dcn20_populate_dml_pipes_from_context()