Home
last modified time | relevance | path

Searched refs:drm_mode (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/msm/dp/
H A Ddp_panel.c335 struct drm_display_mode *drm_mode) in msm_dp_panel_tpg_enable() argument
347 hsync_period = drm_mode->htotal; in msm_dp_panel_tpg_enable()
348 vsync_period = drm_mode->vtotal; in msm_dp_panel_tpg_enable()
350 display_v_start = ((drm_mode->vtotal - drm_mode->vsync_start) * in msm_dp_panel_tpg_enable()
352 display_v_end = ((vsync_period - (drm_mode->vsync_start - in msm_dp_panel_tpg_enable()
353 drm_mode->vdisplay)) in msm_dp_panel_tpg_enable()
356 display_v_start += drm_mode->htotal - drm_mode->hsync_start; in msm_dp_panel_tpg_enable()
357 display_v_end -= (drm_mode->hsync_start - drm_mode->hdisplay); in msm_dp_panel_tpg_enable()
359 hsync_start_x = drm_mode->htotal - drm_mode->hsync_start; in msm_dp_panel_tpg_enable()
360 hsync_end_x = hsync_period - (drm_mode->hsync_start - in msm_dp_panel_tpg_enable()
[all …]
H A Ddp_panel.h18 struct drm_display_mode drm_mode; member
H A Ddp_ctrl.c1268 const struct drm_display_mode *drm_mode; in msm_dp_ctrl_calc_tu_parameters() local
1270 drm_mode = &panel->msm_dp_mode.drm_mode; in msm_dp_ctrl_calc_tu_parameters()
1273 in.pclk_khz = drm_mode->clock; in msm_dp_ctrl_calc_tu_parameters()
1274 in.hactive = drm_mode->hdisplay; in msm_dp_ctrl_calc_tu_parameters()
1275 in.hporch = drm_mode->htotal - drm_mode->hdisplay; in msm_dp_ctrl_calc_tu_parameters()
2254 pixel_rate = panel->msm_dp_mode.drm_mode.clock; in msm_dp_ctrl_process_phy_test_request()
2349 pixel_rate = panel->msm_dp_mode.drm_mode.clock; in msm_dp_ctrl_on_link()
2583 pixel_rate_orig = panel->msm_dp_mode.drm_mode.clock; in msm_dp_ctrl_on_stream()
/linux/drivers/gpu/drm/nouveau/dispnv04/i2c/
H A Dch7006_drv.c116 struct drm_display_mode *drm_mode, in ch7006_encoder_mode_set() argument
143 start_active = (drm_mode->htotal & ~0x7) - (drm_mode->hsync_start & ~0x7); in ch7006_encoder_mode_set()
152 if (drm_mode->flags & DRM_MODE_FLAG_PVSYNC) in ch7006_encoder_mode_set()
154 if (drm_mode->flags & DRM_MODE_FLAG_PHSYNC) in ch7006_encoder_mode_set()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/tests/
H A Damdgpu_dm_connector_test.c1466 struct drm_display_mode drm_mode = {};
1480 drm_mode.clock = 74250; in dm_test_funcs_reset_sets_defaults()
1481 drm_mode.htotal = 1650; in dm_test_funcs_reset_sets_defaults()
1482 drm_mode.vtotal = 750; in dm_test_funcs_reset_sets_defaults()
1484 decide_crtc_timing_for_drm_display_mode(&drm_mode, &native_mode, true); in dm_test_funcs_reset_sets_defaults()
1486 KUNIT_EXPECT_EQ(test, drm_mode.crtc_clock, 148500); in dm_test_funcs_reset_sets_defaults()
1487 KUNIT_EXPECT_EQ(test, drm_mode.crtc_hdisplay, 1920); in dm_test_funcs_reset_sets_defaults()
1488 KUNIT_EXPECT_EQ(test, drm_mode.crtc_vdisplay, 1080); in dm_test_funcs_reset_sets_defaults()
1489 KUNIT_EXPECT_EQ(test, drm_mode.crtc_htotal, 2200); in dm_test_funcs_reset_sets_defaults()
1490 KUNIT_EXPECT_EQ(test, drm_mode in dm_test_funcs_reset_sets_defaults()
1356 struct drm_display_mode drm_mode = {}; dm_test_decide_crtc_timing_scale_enabled() local
1389 struct drm_display_mode drm_mode = {}; dm_test_decide_crtc_timing_matching_mode() local
1419 struct drm_display_mode drm_mode = {}; dm_test_decide_crtc_timing_no_copy() local
1445 struct drm_display_mode drm_mode = {}; dm_test_decide_crtc_timing_no_crtc_clock() local
[all...]
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_connector.c64 #include <drm/drm_mode.h>
1011 decide_crtc_timing_for_drm_display_mode(struct drm_display_mode *drm_mode, in create_fake_sink()
1017 native_mode->clock == drm_mode->clock && in create_fake_sink()
1018 native_mode->htotal == drm_mode->htotal && in create_fake_sink()
1019 native_mode->vtotal == drm_mode->vtotal && in create_fake_sink()
1020 native_mode->hsync_start == drm_mode->hsync_start && in create_fake_sink()
1021 native_mode->hsync_end == drm_mode->hsync_end && in create_fake_sink()
1022 native_mode->vsync_start == drm_mode->vsync_start && in create_fake_sink()
1023 native_mode->vsync_end == drm_mode->vsync_end)) { in create_fake_sink()
1025 copy_crtc_timing_for_drm_display_mode(native_mode, drm_mode); in create_fake_sink()
993 decide_crtc_timing_for_drm_display_mode(struct drm_display_mode * drm_mode,const struct drm_display_mode * native_mode,bool scale_enabled) decide_crtc_timing_for_drm_display_mode() argument
1428 create_stream_for_sink(struct drm_connector * connector,const struct drm_display_mode * drm_mode,const struct dm_connector_state * dm_state,const struct dc_stream_state * old_stream,int requested_bpc,enum dc_pixel_encoding requested_encoding,bool is_hdmi_ep) create_stream_for_sink() argument
2249 amdgpu_dm_create_validate_stream_for_sink(struct drm_connector * connector,const struct drm_display_mode * drm_mode,const struct dm_connector_state * dm_state,const struct dc_stream_state * old_stream) amdgpu_dm_create_validate_stream_for_sink() argument
[all...]
/linux/drivers/gpu/drm/nouveau/dispnv04/
H A Dtvnv17.c465 struct drm_display_mode *drm_mode, in nv17_tv_mode_set() argument