Searched refs:down_hyst_offset (Results 1 – 4 of 4) sorted by relevance
| /linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | fiji_smumgr.c | 2564 uint32_t offset, up_hyst_offset, down_hyst_offset, clk_activity_offset, tmp; in fiji_update_dpm_settings() local
2593 down_hyst_offset = array + (sizeof(SMU73_Discrete_GraphicsLevel) * i) in fiji_update_dpm_settings()
2598 tmp = phm_set_field_to_u32(down_hyst_offset, tmp, levels[i].DownHyst, sizeof(uint8_t)); in fiji_update_dpm_settings()
2628 down_hyst_offset = mclk_array + (sizeof(SMU73_Discrete_MemoryLevel) * i) in fiji_update_dpm_settings()
2633 tmp = phm_set_field_to_u32(down_hyst_offset, tmp, mclk_levels[i].DownHyst, sizeof(uint8_t)); in fiji_update_dpm_settings()
|
| H A D | polaris10_smumgr.c | 2602 uint32_t offset, up_hyst_offset, down_hyst_offset, clk_activity_offset, tmp; in polaris10_update_dpm_settings() local
2631 down_hyst_offset = array + (sizeof(SMU74_Discrete_GraphicsLevel) * i) in polaris10_update_dpm_settings()
2636 tmp = phm_set_field_to_u32(down_hyst_offset, tmp, levels[i].DownHyst, sizeof(uint8_t)); in polaris10_update_dpm_settings()
2666 down_hyst_offset = mclk_array + (sizeof(SMU74_Discrete_MemoryLevel) * i) in polaris10_update_dpm_settings()
2671 tmp = phm_set_field_to_u32(down_hyst_offset, tmp, mclk_levels[i].DownHyst, sizeof(uint8_t)); in polaris10_update_dpm_settings()
|
| H A D | tonga_smumgr.c | 3163 uint32_t offset, up_hyst_offset, down_hyst_offset, clk_activity_offset, tmp; in tonga_update_dpm_settings() local
3192 down_hyst_offset = array + (sizeof(SMU72_Discrete_GraphicsLevel) * i) in tonga_update_dpm_settings()
3197 tmp = phm_set_field_to_u32(down_hyst_offset, tmp, levels[i].DownHyst, sizeof(uint8_t)); in tonga_update_dpm_settings()
3227 down_hyst_offset = mclk_array + (sizeof(SMU72_Discrete_MemoryLevel) * i) in tonga_update_dpm_settings()
3232 tmp = phm_set_field_to_u32(down_hyst_offset, tmp, mclk_levels[i].DownHyst, sizeof(uint8_t)); in tonga_update_dpm_settings()
|
| H A D | ci_smumgr.c | 2785 uint32_t offset, up_hyst_offset, down_hyst_offset, clk_activity_offset, tmp; in ci_update_dpm_settings() local
2814 down_hyst_offset = array + (sizeof(SMU7_Discrete_GraphicsLevel) * i) in ci_update_dpm_settings()
2819 tmp = phm_set_field_to_u32(down_hyst_offset, tmp, levels[i].DownH, sizeof(uint8_t)); in ci_update_dpm_settings()
2849 down_hyst_offset = mclk_array + (sizeof(SMU7_Discrete_MemoryLevel) * i) in ci_update_dpm_settings()
2854 tmp = phm_set_field_to_u32(down_hyst_offset, tmp, mclk_levels[i].DownH, sizeof(uint8_t)); in ci_update_dpm_settings()
|