| /linux/drivers/media/pci/b2c2/ |
| H A D | flexcop-dma.c | 44 flexcop_dma_index_t dma_idx) in flexcop_dma_config() argument
53 if ((dma_idx & FC_DMA_1) == dma_idx) { in flexcop_dma_config()
57 } else if ((dma_idx & FC_DMA_2) == dma_idx) { in flexcop_dma_config()
73 flexcop_dma_index_t dma_idx, in flexcop_dma_xfer_control() argument
80 if ((dma_idx & FC_DMA_1) == dma_idx) { in flexcop_dma_xfer_control()
83 } else if ((dma_idx & FC_DMA_2) == dma_idx) { in flexcop_dma_xfer_control()
114 flexcop_dma_index_t dma_idx, in flexcop_dma_remap() argument
117 flexcop_ibi_register r = (dma_idx & FC_DMA_1) ? dma1_00c : dma2_01c; in flexcop_dma_remap()
162 flexcop_dma_index_t dma_idx, u8 cycles) in flexcop_dma_config_timer() argument
164 flexcop_ibi_register r = (dma_idx & FC_DMA_1) ? dma1_004 : dma2_014; in flexcop_dma_config_timer()
[all …]
|
| /linux/drivers/media/common/b2c2/ |
| H A D | flexcop-common.h | 131 flexcop_dma_index_t dma_idx);
133 flexcop_dma_index_t dma_idx, flexcop_dma_addr_index_t index,
136 flexcop_dma_index_t dma_idx, u8 cycles);
|
| /linux/drivers/gpu/drm/nouveau/include/nvfw/ |
| H A D | flcn.h | 8 u32 dma_idx; member
28 u32 dma_idx; member
|
| H A D | pmu.h | 19 u8 dma_idx; member
|
| /linux/drivers/net/wireless/mediatek/mt76/ |
| H A D | dma.c | 196 q->head = Q_READ(q, dma_idx); in mt76_dma_sync_idx()
216 Q_WRITE(q, dma_idx, 0); in __mt76_dma_queue_reset()
394 last = Q_READ(q, dma_idx); in mt76_dma_tx_cleanup()
406 last = Q_READ(q, dma_idx); in mt76_dma_tx_cleanup()
832 int len, data_len, done = 0, dma_idx; in mt76_dma_rx_process() local
841 dma_idx = Q_READ(q, dma_idx); in mt76_dma_rx_process()
850 if (q->tail == dma_idx) in mt76_dma_rx_process()
851 dma_idx = Q_READ(q, dma_idx); in mt76_dma_rx_process()
853 if (q->tail == dma_idx) in mt76_dma_rx_process()
|
| H A D | mt76x02_mmio.c | 353 u32 dma_idx, prev_dma_idx; in mt76x02_tx_hang() local
361 dma_idx = readl(&q->regs->dma_idx); in mt76x02_tx_hang()
362 dev->mt76.tx_dma_idx[i] = dma_idx; in mt76x02_tx_hang()
364 if (!q->queued || prev_dma_idx != dma_idx) { in mt76x02_tx_hang()
|
| H A D | mt76.h | 198 u32 dma_idx; member
|
| /linux/drivers/gpu/drm/nouveau/nvkm/nvfw/ |
| H A D | flcn.c | 29 nvkm_debug(subdev, "\tdmaIdx : %d\n", hdr->dma_idx); in loader_config_dump()
50 nvkm_debug(subdev, "\tdmaIdx : %d\n", hdr->dma_idx); in loader_config_v1_dump()
|
| /linux/drivers/net/ethernet/mediatek/ |
| H A D | mtk_wed_wo.c | 337 q->tail = mtk_wed_mmio_r32(wo, q->regs.dma_idx); in mtk_wed_wo_queue_tx_skb()
408 regs.dma_idx = MTK_WED_WO_CCIF_SHADOW4; in mtk_wed_wo_hardware_init()
422 regs.dma_idx = MTK_WED_WO_CCIF_SHADOW8; in mtk_wed_wo_hardware_init()
|
| H A D | mtk_wed_wo.h | 196 u32 dma_idx; member
|
| /linux/drivers/staging/vt6655/ |
| H A D | device_main.c | 1222 u32 dma_idx; in vnt_tx_packet() local
1228 dma_idx = TYPE_AC0DMA; in vnt_tx_packet()
1230 dma_idx = TYPE_TXDMA0; in vnt_tx_packet()
1232 if (AVAIL_TD(priv, dma_idx) < 1) { in vnt_tx_packet()
1238 head_td = priv->apCurrTD[dma_idx]; in vnt_tx_packet()
1244 if (dma_idx == TYPE_AC0DMA) in vnt_tx_packet()
1247 priv->apCurrTD[dma_idx] = head_td->next; in vnt_tx_packet()
1251 vnt_generate_fifo_header(priv, dma_idx, head_td, skb); in vnt_tx_packet()
1273 priv->iTDUsed[dma_idx]++; in vnt_tx_packet()
|
| H A D | rxtx.h | 178 int vnt_generate_fifo_header(struct vnt_private *priv, u32 dma_idx,
|
| H A D | rxtx.c | 1219 int vnt_generate_fifo_header(struct vnt_private *priv, u32 dma_idx, in vnt_generate_fifo_header() argument
1342 dma_idx, head_td, is_pspoll); in vnt_generate_fifo_header()
|
| /linux/drivers/net/wireless/mediatek/mt76/mt7603/ |
| H A D | mac.c | 1544 u32 dma_idx, prev_dma_idx; in mt7603_tx_hang() local
1554 dma_idx = readl(&q->regs->dma_idx); in mt7603_tx_hang()
1555 dev->tx_dma_idx[i] = dma_idx; in mt7603_tx_hang()
1557 if (dma_idx == prev_dma_idx && in mt7603_tx_hang()
1558 dma_idx != readl(&q->regs->cpu_idx)) in mt7603_tx_hang()
|
| /linux/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/ |
| H A D | gm20b.c | 94 .dma_idx = FALCON_DMAIDX_UCODE, in gm20b_pmu_acr_bld_write()
|
| /linux/drivers/gpu/drm/nouveau/nvkm/engine/sec2/ |
| H A D | gp102.c | 94 .dma_idx = FALCON_SEC2_DMAIDX_UCODE, in gp102_sec2_acr_bld_write()
|