/linux/drivers/gpu/drm/xe/compat-i915-headers/ |
H A D | i915_drv.h | 26 #define INTEL_INFO(dev_priv) (&((dev_priv)->info)) argument 27 #define IS_I830(dev_priv) (dev_priv && 0) argument 28 #define IS_I845G(dev_priv) (dev_priv && 0) argument 29 #define IS_I85X(dev_priv) (dev_priv && 0) argument 30 #define IS_I865G(dev_priv) (dev_priv && 0) argument 31 #define IS_I915G(dev_priv) (dev_priv && 0) argument 32 #define IS_I915GM(dev_priv) (dev_priv && 0) argument 33 #define IS_I945G(dev_priv) (dev_priv && 0) argument 34 #define IS_I945GM(dev_priv) (dev_priv && 0) argument 35 #define IS_I965G(dev_priv) (dev_priv && 0) argument [all …]
|
/linux/drivers/gpu/drm/i915/ |
H A D | i915_irq.c | 134 struct drm_i915_private *dev_priv = in ivb_parity_work() local 135 container_of(work, typeof(*dev_priv), l3_parity.error_work); in ivb_parity_work() 136 struct intel_gt *gt = to_gt(dev_priv); in ivb_parity_work() 146 mutex_lock(&dev_priv->drm.struct_mutex); in ivb_parity_work() 149 if (drm_WARN_ON(&dev_priv->drm, !dev_priv->l3_parity.which_slice)) in ivb_parity_work() 152 misccpctl = intel_uncore_rmw(&dev_priv->uncore, GEN7_MISCCPCTL, in ivb_parity_work() 154 intel_uncore_posting_read(&dev_priv->uncore, GEN7_MISCCPCTL); in ivb_parity_work() 156 while ((slice = ffs(dev_priv->l3_parity.which_slice)) != 0) { in ivb_parity_work() 160 if (drm_WARN_ON_ONCE(&dev_priv->drm, in ivb_parity_work() 161 slice >= NUM_L3_SLICES(dev_priv))) in ivb_parity_work() [all …]
|
H A D | i915_driver.c | 111 static int i915_workqueues_init(struct drm_i915_private *dev_priv) in i915_workqueues_init() argument 127 dev_priv->wq = alloc_ordered_workqueue("i915", 0); in i915_workqueues_init() 128 if (dev_priv->wq == NULL) in i915_workqueues_init() 131 dev_priv->display.hotplug.dp_wq = alloc_ordered_workqueue("i915-dp", 0); in i915_workqueues_init() 132 if (dev_priv->display.hotplug.dp_wq == NULL) in i915_workqueues_init() 141 dev_priv->unordered_wq = alloc_workqueue("i915-unordered", 0, 0); in i915_workqueues_init() 142 if (dev_priv->unordered_wq == NULL) in i915_workqueues_init() 148 destroy_workqueue(dev_priv->display.hotplug.dp_wq); in i915_workqueues_init() 150 destroy_workqueue(dev_priv->wq); in i915_workqueues_init() 152 drm_err(&dev_priv->drm, "Failed to allocate workqueues.\n"); in i915_workqueues_init() [all …]
|
H A D | intel_gvt.c | 52 static bool is_supported_device(struct drm_i915_private *dev_priv) in is_supported_device() argument 54 if (IS_BROADWELL(dev_priv)) in is_supported_device() 56 if (IS_SKYLAKE(dev_priv)) in is_supported_device() 58 if (IS_KABYLAKE(dev_priv)) in is_supported_device() 60 if (IS_BROXTON(dev_priv)) in is_supported_device() 62 if (IS_COFFEELAKE(dev_priv)) in is_supported_device() 64 if (IS_COMETLAKE(dev_priv)) in is_supported_device() 70 static void free_initial_hw_state(struct drm_i915_private *dev_priv) in free_initial_hw_state() argument 72 struct i915_virtual_gpu *vgpu = &dev_priv->vgpu; in free_initial_hw_state() 84 struct drm_i915_private *dev_priv = iter->i915; in save_mmio() local [all …]
|
/linux/drivers/gpu/drm/i915/display/ |
H A D | intel_display_irq.c | 30 intel_handle_vblank(struct drm_i915_private *dev_priv, enum pipe pipe) in intel_handle_vblank() argument 32 struct intel_display *display = &dev_priv->display; in intel_handle_vblank() 44 void ilk_update_display_irq(struct drm_i915_private *dev_priv, in ilk_update_display_irq() argument 49 lockdep_assert_held(&dev_priv->irq_lock); in ilk_update_display_irq() 50 drm_WARN_ON(&dev_priv->drm, enabled_irq_mask & ~interrupt_mask); in ilk_update_display_irq() 52 new_val = dev_priv->irq_mask; in ilk_update_display_irq() 56 if (new_val != dev_priv->irq_mask && in ilk_update_display_irq() 57 !drm_WARN_ON(&dev_priv->drm, !intel_irqs_enabled(dev_priv))) { in ilk_update_display_irq() 58 dev_priv->irq_mask = new_val; in ilk_update_display_irq() 59 intel_uncore_write(&dev_priv->uncore, DEIMR, dev_priv->irq_mask); in ilk_update_display_irq() [all …]
|
H A D | intel_fifo_underrun.c | 61 struct drm_i915_private *dev_priv = to_i915(dev); in ivb_can_enable_err_int() local 65 lockdep_assert_held(&dev_priv->irq_lock); in ivb_can_enable_err_int() 67 for_each_pipe(dev_priv, pipe) { in ivb_can_enable_err_int() 80 struct drm_i915_private *dev_priv = to_i915(dev); in cpt_can_enable_serr_int() local 84 lockdep_assert_held(&dev_priv->irq_lock); in cpt_can_enable_serr_int() 86 for_each_pipe(dev_priv, pipe) { in cpt_can_enable_serr_int() 99 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); in i9xx_check_fifo_underruns() local 100 i915_reg_t reg = PIPESTAT(dev_priv, crtc->pipe); in i9xx_check_fifo_underruns() 103 lockdep_assert_held(&dev_priv->irq_lock); in i9xx_check_fifo_underruns() 105 if ((intel_de_read(dev_priv, reg) & PIPE_FIFO_UNDERRUN_STATUS) == 0) in i9xx_check_fifo_underruns() [all …]
|
H A D | intel_pch_display.c | 38 static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, in assert_pch_dp_disabled() argument 42 struct intel_display *display = &dev_priv->display; in assert_pch_dp_disabled() 46 state = g4x_dp_port_enabled(dev_priv, dp_reg, port, &port_pipe); in assert_pch_dp_disabled() 53 HAS_PCH_IBX(dev_priv) && !state && port_pipe == PIPE_B, in assert_pch_dp_disabled() 58 static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, in assert_pch_hdmi_disabled() argument 62 struct intel_display *display = &dev_priv->display; in assert_pch_hdmi_disabled() 66 state = intel_sdvo_port_enabled(dev_priv, hdmi_reg, &port_pipe); in assert_pch_hdmi_disabled() 73 HAS_PCH_IBX(dev_priv) && !state && port_pipe == PIPE_B, in assert_pch_hdmi_disabled() 78 static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, in assert_pch_ports_disabled() argument 81 struct intel_display *display = &dev_priv->display; in assert_pch_ports_disabled() [all …]
|
H A D | intel_fdi.c | 26 static void assert_fdi_tx(struct drm_i915_private *dev_priv, in assert_fdi_tx() argument 29 struct intel_display *display = &dev_priv->display; in assert_fdi_tx() 60 static void assert_fdi_rx(struct drm_i915_private *dev_priv, in assert_fdi_rx() argument 63 struct intel_display *display = &dev_priv->display; in assert_fdi_rx() 126 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); in intel_fdi_link_train() local 128 dev_priv->display.funcs.fdi->fdi_link_train(crtc, crtc_state); in intel_fdi_link_train() 193 struct drm_i915_private *dev_priv = to_i915(dev); in ilk_check_fdi_lanes() local 200 drm_dbg_kms(&dev_priv->drm, in ilk_check_fdi_lanes() 204 drm_dbg_kms(&dev_priv->drm, in ilk_check_fdi_lanes() 210 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { in ilk_check_fdi_lanes() [all …]
|
H A D | intel_display_power_well.c | 151 bool intel_display_power_well_is_enabled(struct drm_i915_private *dev_priv, in intel_display_power_well_is_enabled() argument 156 power_well = lookup_power_well(dev_priv, power_well_id); in intel_display_power_well_is_enabled() 158 return intel_power_well_is_enabled(dev_priv, power_well); in intel_display_power_well_is_enabled() 187 static void hsw_power_well_post_enable(struct drm_i915_private *dev_priv, in hsw_power_well_post_enable() argument 190 struct intel_display *display = &dev_priv->display; in hsw_power_well_post_enable() 196 gen8_irq_power_well_post_enable(dev_priv, irq_pipe_mask); in hsw_power_well_post_enable() 199 static void hsw_power_well_pre_disable(struct drm_i915_private *dev_priv, in hsw_power_well_pre_disable() argument 203 gen8_irq_power_well_pre_disable(dev_priv, irq_pipe_mask); in hsw_power_well_pre_disable() 224 aux_ch_to_digital_port(struct drm_i915_private *dev_priv, in aux_ch_to_digital_port() argument 229 for_each_intel_encoder(&dev_priv->drm, encoder) { in aux_ch_to_digital_port() [all …]
|
H A D | intel_combo_phy.c | 55 icl_get_procmon_ref_values(struct drm_i915_private *dev_priv, enum phy phy) in icl_get_procmon_ref_values() argument 59 val = intel_de_read(dev_priv, ICL_PORT_COMP_DW3(phy)); in icl_get_procmon_ref_values() 77 static void icl_set_procmon_ref_values(struct drm_i915_private *dev_priv, in icl_set_procmon_ref_values() argument 82 procmon = icl_get_procmon_ref_values(dev_priv, phy); in icl_set_procmon_ref_values() 84 intel_de_rmw(dev_priv, ICL_PORT_COMP_DW1(phy), in icl_set_procmon_ref_values() 87 intel_de_write(dev_priv, ICL_PORT_COMP_DW9(phy), procmon->dw9); in icl_set_procmon_ref_values() 88 intel_de_write(dev_priv, ICL_PORT_COMP_DW10(phy), procmon->dw10); in icl_set_procmon_ref_values() 91 static bool check_phy_reg(struct drm_i915_private *dev_priv, in check_phy_reg() argument 95 u32 val = intel_de_read(dev_priv, reg); in check_phy_reg() 98 drm_dbg(&dev_priv->drm, in check_phy_reg() [all …]
|
H A D | intel_display_power.c | 201 static bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv, in __intel_display_power_is_enabled() argument 207 if (pm_runtime_suspended(dev_priv->drm.dev)) in __intel_display_power_is_enabled() 212 for_each_power_domain_well_reverse(dev_priv, power_well, domain) { in __intel_display_power_is_enabled() 242 bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv, in intel_display_power_is_enabled() argument 248 power_domains = &dev_priv->display.power.domains; in intel_display_power_is_enabled() 251 ret = __intel_display_power_is_enabled(dev_priv, domain); in intel_display_power_is_enabled() 292 void intel_display_power_set_target_dc_state(struct drm_i915_private *dev_priv, in intel_display_power_set_target_dc_state() argument 297 struct i915_power_domains *power_domains = &dev_priv->display.power.domains; in intel_display_power_set_target_dc_state() 300 power_well = lookup_power_well(dev_priv, SKL_DISP_DC_OFF); in intel_display_power_set_target_dc_state() 302 if (drm_WARN_ON(&dev_priv->drm, !power_well)) in intel_display_power_set_target_dc_state() [all …]
|
H A D | intel_lpe_audio.c | 80 #define HAS_LPE_AUDIO(dev_priv) ((dev_priv)->display.audio.lpe.platdev != NULL) argument 83 lpe_audio_platdev_create(struct drm_i915_private *dev_priv) in lpe_audio_platdev_create() argument 85 struct pci_dev *pdev = to_pci_dev(dev_priv->drm.dev); in lpe_audio_platdev_create() 101 rsc[0].start = rsc[0].end = dev_priv->display.audio.lpe.irq; in lpe_audio_platdev_create() 112 pinfo.parent = dev_priv->drm.dev; in lpe_audio_platdev_create() 121 pdata->num_pipes = INTEL_NUM_PIPES(dev_priv); in lpe_audio_platdev_create() 122 pdata->num_ports = IS_CHERRYVIEW(dev_priv) ? 3 : 2; /* B,C,D or B,C */ in lpe_audio_platdev_create() 133 drm_err(&dev_priv->drm, in lpe_audio_platdev_create() 143 static void lpe_audio_platdev_destroy(struct drm_i915_private *dev_priv) in lpe_audio_platdev_destroy() argument 153 platform_device_unregister(dev_priv->display.audio.lpe.platdev); in lpe_audio_platdev_destroy() [all …]
|
H A D | intel_hotplug_irq.c | 134 static void intel_hpd_init_pins(struct drm_i915_private *dev_priv) in intel_hpd_init_pins() argument 136 struct intel_hotplug *hpd = &dev_priv->display.hotplug; in intel_hpd_init_pins() 138 if (HAS_GMCH(dev_priv)) { in intel_hpd_init_pins() 139 if (IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || in intel_hpd_init_pins() 140 IS_CHERRYVIEW(dev_priv)) in intel_hpd_init_pins() 147 if (DISPLAY_VER(dev_priv) >= 14) in intel_hpd_init_pins() 149 else if (DISPLAY_VER(dev_priv) >= 11) in intel_hpd_init_pins() 151 else if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv)) in intel_hpd_init_pins() 153 else if (DISPLAY_VER(dev_priv) == 9) in intel_hpd_init_pins() 155 else if (DISPLAY_VER(dev_priv) >= 8) in intel_hpd_init_pins() [all …]
|
H A D | i9xx_wm.c | 105 static void chv_set_memory_dvfs(struct drm_i915_private *dev_priv, bool enable) in chv_set_memory_dvfs() argument 109 vlv_punit_get(dev_priv); in chv_set_memory_dvfs() 111 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2); in chv_set_memory_dvfs() 118 vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val); in chv_set_memory_dvfs() 120 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) & in chv_set_memory_dvfs() 122 drm_err(&dev_priv->drm, in chv_set_memory_dvfs() 125 vlv_punit_put(dev_priv); in chv_set_memory_dvfs() 128 static void chv_set_memory_pm5(struct drm_i915_private *dev_priv, bool enable) in chv_set_memory_pm5() argument 132 vlv_punit_get(dev_priv); in chv_set_memory_pm5() 134 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPSSPM); in chv_set_memory_pm5() [all …]
|
H A D | intel_vrr_regs.h | 16 #define TRANS_VRR_CTL(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_CTL_A) argument 30 #define TRANS_VRR_VMAX(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_VMAX_A) argument 37 #define TRANS_VRR_VMIN(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_VMIN_A) argument 44 #define TRANS_VRR_VMAXSHIFT(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, \ argument 54 #define TRANS_VRR_STATUS(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_STATUS_A) argument 74 #define TRANS_VRR_VTOTAL_PREV(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, \ argument 85 #define TRANS_VRR_FLIPLINE(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, \ argument 93 #define TRANS_VRR_STATUS2(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_STATUS2_A) argument 100 #define TRANS_PUSH(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_PUSH_A) argument 105 #define TRANS_VRR_VSYNC(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_VSYNC_A) argument [all …]
|
H A D | intel_dpll.c | 391 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); in i9xx_dpll_get_hw_state() local 394 if (DISPLAY_VER(dev_priv) >= 4) { in i9xx_dpll_get_hw_state() 398 if (IS_CHERRYVIEW(dev_priv) && crtc->pipe != PIPE_A) in i9xx_dpll_get_hw_state() 399 tmp = dev_priv->display.state.chv_dpll_md[crtc->pipe]; in i9xx_dpll_get_hw_state() 401 tmp = intel_de_read(dev_priv, in i9xx_dpll_get_hw_state() 402 DPLL_MD(dev_priv, crtc->pipe)); in i9xx_dpll_get_hw_state() 407 hw_state->dpll = intel_de_read(dev_priv, DPLL(dev_priv, crtc->pipe)); in i9xx_dpll_get_hw_state() 409 if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) { in i9xx_dpll_get_hw_state() 410 hw_state->fp0 = intel_de_read(dev_priv, FP0(crtc->pipe)); in i9xx_dpll_get_hw_state() 411 hw_state->fp1 = intel_de_read(dev_priv, FP1(crtc->pipe)); in i9xx_dpll_get_hw_state() [all …]
|
H A D | i9xx_plane_regs.h | 12 #define DSPADDR_VLV(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAADDR_VLV) argument 15 #define DSPCNTR(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPACNTR) argument 49 #define DSPADDR(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAADDR) argument 52 #define DSPLINOFF(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPALINOFF) argument 55 #define DSPSTRIDE(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPASTRIDE) argument 58 #define DSPPOS(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAPOS) argument 65 #define DSPSIZE(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPASIZE) argument 72 #define DSPSURF(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPASURF) argument 76 #define DSPTILEOFF(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPATILEOFF) argument 83 #define DSPOFFSET(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAOFFSET) argument [all …]
|
/linux/drivers/gpu/drm/vmwgfx/ |
H A D | vmwgfx_drv.c | 366 static void vmw_print_sm_type(struct vmw_private *dev_priv) in vmw_print_sm_type() argument 377 drm_info(&dev_priv->drm, "Available shader model: %s.\n", in vmw_print_sm_type() 378 names[dev_priv->sm_type]); in vmw_print_sm_type() 394 static int vmw_dummy_query_bo_create(struct vmw_private *dev_priv) in vmw_dummy_query_bo_create() argument 414 ret = vmw_bo_create(dev_priv, &bo_params, &vbo); in vmw_dummy_query_bo_create() 437 dev_priv->dummy_query_bo = vbo; in vmw_dummy_query_bo_create() 442 static int vmw_device_init(struct vmw_private *dev_priv) in vmw_device_init() argument 446 dev_priv->enable_state = vmw_read(dev_priv, SVGA_REG_ENABLE); in vmw_device_init() 447 dev_priv->config_done_state = vmw_read(dev_priv, SVGA_REG_CONFIG_DONE); in vmw_device_init() 448 dev_priv->traces_state = vmw_read(dev_priv, SVGA_REG_TRACES); in vmw_device_init() [all …]
|
H A D | vmwgfx_irq.c | 57 struct vmw_private *dev_priv = vmw_priv(dev); in vmw_thread_fn() local 61 dev_priv->irqthread_pending)) { in vmw_thread_fn() 62 vmw_fences_update(dev_priv->fman); in vmw_thread_fn() 63 wake_up_all(&dev_priv->fence_queue); in vmw_thread_fn() 68 dev_priv->irqthread_pending)) { in vmw_thread_fn() 69 vmw_cmdbuf_irqthread(dev_priv->cman); in vmw_thread_fn() 90 struct vmw_private *dev_priv = vmw_priv(dev); in vmw_irq_handler() local 94 status = vmw_irq_status_read(dev_priv); in vmw_irq_handler() 95 masked_status = status & READ_ONCE(dev_priv->irq_mask); in vmw_irq_handler() 98 vmw_irq_status_write(dev_priv, status); in vmw_irq_handler() [all …]
|
/linux/drivers/gpu/drm/gma500/ |
H A D | psb_drv.c | 103 static void psb_spank(struct drm_psb_private *dev_priv) in psb_spank() argument 124 PSB_WSGX32(dev_priv->gtt.gatt_start, PSB_CR_BIF_TWOD_REQ_BASE); in psb_spank() 129 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in psb_do_init() local 130 struct psb_gtt *pg = &dev_priv->gtt; in psb_do_init() 143 dev_priv->gatt_free_offset = pg->mmu_gatt_start + in psb_do_init() 146 spin_lock_init(&dev_priv->irqmask_lock); in psb_do_init() 157 psb_spank(dev_priv); in psb_do_init() 168 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in psb_driver_unload() local 177 if (dev_priv->ops->chip_teardown) in psb_driver_unload() 178 dev_priv->ops->chip_teardown(dev); in psb_driver_unload() [all …]
|
H A D | intel_bios.c | 46 parse_edp(struct drm_psb_private *dev_priv, struct bdb_header *bdb) in parse_edp() argument 55 dev_priv->edp.bpp = 18; in parse_edp() 57 if (dev_priv->edp.support) { in parse_edp() 59 dev_priv->edp.bpp); in parse_edp() 64 panel_type = dev_priv->panel_type; in parse_edp() 67 dev_priv->edp.bpp = 18; in parse_edp() 70 dev_priv->edp.bpp = 24; in parse_edp() 73 dev_priv->edp.bpp = 30; in parse_edp() 81 dev_priv->edp.pps = *edp_pps; in parse_edp() 84 dev_priv->edp.pps.t1_t3, dev_priv->edp.pps.t8, in parse_edp() [all …]
|
H A D | psb_irq.c | 46 void gma_enable_pipestat(struct drm_psb_private *dev_priv, int pipe, u32 mask) in gma_enable_pipestat() argument 48 if ((dev_priv->pipestat[pipe] & mask) != mask) { in gma_enable_pipestat() 50 dev_priv->pipestat[pipe] |= mask; in gma_enable_pipestat() 52 if (gma_power_begin(&dev_priv->dev, false)) { in gma_enable_pipestat() 57 gma_power_end(&dev_priv->dev); in gma_enable_pipestat() 62 void gma_disable_pipestat(struct drm_psb_private *dev_priv, int pipe, u32 mask) in gma_disable_pipestat() argument 64 if ((dev_priv->pipestat[pipe] & mask) != 0) { in gma_disable_pipestat() 66 dev_priv->pipestat[pipe] &= ~mask; in gma_disable_pipestat() 67 if (gma_power_begin(&dev_priv->dev, false)) { in gma_disable_pipestat() 72 gma_power_end(&dev_priv->dev); in gma_disable_pipestat() [all …]
|
H A D | backlight.c | 22 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_backlight_enable() local 24 dev_priv->backlight_enabled = true; in gma_backlight_enable() 25 dev_priv->ops->backlight_set(dev, dev_priv->backlight_level); in gma_backlight_enable() 30 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_backlight_disable() local 32 dev_priv->backlight_enabled = false; in gma_backlight_disable() 33 dev_priv->ops->backlight_set(dev, 0); in gma_backlight_disable() 38 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_backlight_set() local 40 dev_priv->backlight_level = v; in gma_backlight_set() 41 if (dev_priv->backlight_enabled) in gma_backlight_set() 42 dev_priv->ops->backlight_set(dev, v); in gma_backlight_set() [all …]
|
H A D | mid_bios.c | 21 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in mid_get_fuse_settings() local 48 dev_priv->iLVDS_enable = fuse_value & FB_MIPI_DISABLE; in mid_get_fuse_settings() 51 dev_priv->iLVDS_enable ? "LVDS display" : "MIPI display"); in mid_get_fuse_settings() 54 if (dev_priv->iLVDS_enable) { in mid_get_fuse_settings() 55 dev_priv->is_lvds_on = true; in mid_get_fuse_settings() 56 dev_priv->is_mipi_on = false; in mid_get_fuse_settings() 58 dev_priv->is_mipi_on = true; in mid_get_fuse_settings() 59 dev_priv->is_lvds_on = false; in mid_get_fuse_settings() 62 dev_priv->video_device_fuse = fuse_value; in mid_get_fuse_settings() 70 dev_priv->fuse_reg_value = fuse_value; in mid_get_fuse_settings() [all …]
|
/linux/drivers/gpu/drm/i915/soc/ |
H A D | intel_pch.h | 66 #define INTEL_PCH_TYPE(dev_priv) ((dev_priv)->pch_type) argument 67 #define INTEL_PCH_ID(dev_priv) ((dev_priv)->pch_id) argument 68 #define HAS_PCH_DG2(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_DG2) argument 69 #define HAS_PCH_ADP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_ADP) argument 70 #define HAS_PCH_DG1(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_DG1) argument 71 #define HAS_PCH_TGP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_TGP) argument 72 #define HAS_PCH_ICP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_ICP) argument 73 #define HAS_PCH_CNP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_CNP) argument 74 #define HAS_PCH_SPT(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_SPT) argument 75 #define HAS_PCH_LPT(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_LPT) argument [all …]
|