/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/ |
H A D | dcn31_clk_mgr.h | 42 bool dcn31_are_clock_states_equal(struct dc_clocks *a, 43 struct dc_clocks *b);
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/ |
H A D | dcn314_clk_mgr.h | 50 bool dcn314_are_clock_states_equal(struct dc_clocks *a, 51 struct dc_clocks *b);
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/ |
H A D | dcn35_clk_mgr.h | 49 bool dcn35_are_clock_states_equal(struct dc_clocks *a, 50 struct dc_clocks *b);
|
H A D | dcn35_clk_mgr.c | 335 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn35_notify_host_router_bw() 374 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn35_update_clocks() 557 bool dcn35_are_clock_states_equal(struct dc_clocks *a, in dcn35_are_clock_states_equal() 558 struct dc_clocks *b) in dcn35_are_clock_states_equal() 596 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in init_clk_states() 1097 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn35_update_clocks_fpga()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/ |
H A D | rv1_clk_mgr.c | 36 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in rv1_init_clocks() 39 static int rv1_determine_dppclk_threshold(struct clk_mgr_internal *clk_mgr, struct dc_clocks *new_c… in rv1_determine_dppclk_threshold() 88 struct dc_clocks *new_clocks, in ramp_up_dispclk_with_dpp() 194 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in rv1_update_clocks()
|
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/ |
H A D | clk_mgr.h | 296 bool (*are_clock_states_equal) (struct dc_clocks *a, 297 struct dc_clocks *b); 332 struct dc_clocks clks;
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/ |
H A D | dcn20_clk_mgr.c | 221 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn2_update_clocks() 349 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn2_update_clocks_fpga() 405 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in dcn2_init_clocks() 469 static bool dcn2_are_clock_states_equal(struct dc_clocks *a, in dcn2_are_clock_states_equal() 470 struct dc_clocks *b) in dcn2_are_clock_states_equal()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn201/ |
H A D | dcn201_clk_mgr.c | 77 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in dcn201_init_clocks() 89 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn201_update_clocks()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/ |
H A D | dcn30_clk_mgr.c | 113 memset(&(clk_mgr_base->clks), 0, sizeof(struct dc_clocks)); in dcn3_init_clocks() 197 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn3_update_clocks() 435 static bool dcn3_are_clock_states_equal(struct dc_clocks *a, in dcn3_are_clock_states_equal() 436 struct dc_clocks *b) in dcn3_are_clock_states_equal()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/ |
H A D | dcn32_clk_mgr.c | 174 memset(&(clk_mgr_base->clks), 0, sizeof(struct dc_clocks)); in dcn32_init_clocks() 297 static void dcn32_update_dppclk_dispclk_freq(struct clk_mgr_internal *clk_mgr, struct dc_clocks *ne… in dcn32_update_dppclk_dispclk_freq() 506 struct dc_clocks *new_clocks, in dcn32_auto_dpm_test_log() 626 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn32_update_clocks() 1072 static bool dcn32_are_clock_states_equal(struct dc_clocks *a, in dcn32_are_clock_states_equal() 1073 struct dc_clocks *b) in dcn32_are_clock_states_equal()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/ |
H A D | vg_clk_mgr.c | 100 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in vg_update_clocks() 379 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in vg_init_clocks() 465 static bool vg_are_clock_states_equal(struct dc_clocks *a, in vg_are_clock_states_equal() 466 struct dc_clocks *b) in vg_are_clock_states_equal()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/ |
H A D | rn_clk_mgr.c | 136 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in rn_update_clocks() 447 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in rn_init_clocks() 528 static bool rn_are_clock_states_equal(struct dc_clocks *a, in rn_are_clock_states_equal() 529 struct dc_clocks *b) in rn_are_clock_states_equal()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/ |
H A D | dcn401_clk_mgr.c | 234 memset(&(clk_mgr_base->clks), 0, sizeof(struct dc_clocks)); in dcn401_init_clocks() 399 struct dc_clocks *new_clocks, in dcn401_auto_dpm_test_log() 755 struct dc_clocks *new_clocks, in dcn401_build_update_bandwidth_clocks_sequence() 1068 struct dc_clocks *new_clocks, in dcn401_build_update_display_clocks_sequence() 1320 struct dc_clocks new_clocks; in dcn401_set_hard_min_memclk() 1327 memcpy(&new_clocks, &clk_mgr_base->clks, sizeof(struct dc_clocks)); in dcn401_set_hard_min_memclk() 1420 static bool dcn401_are_clock_states_equal(struct dc_clocks *a, in dcn401_are_clock_states_equal() 1421 struct dc_clocks *b) in dcn401_are_clock_states_equal()
|
/linux/drivers/gpu/drm/amd/display/dc/ |
H A D | dm_helpers.h | 184 struct dc_clocks *clks);
|
H A D | dc.h | 588 struct dc_clocks { struct
|
/linux/drivers/gpu/drm/amd/display/dc/inc/ |
H A D | core_types.h | 533 struct dc_clocks clk;
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/ |
H A D | dcn316_clk_mgr.c | 141 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn316_update_clocks()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/ |
H A D | dcn315_clk_mgr.c | 131 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn315_update_clocks()
|
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/ |
H A D | amdgpu_dm_helpers.c | 1085 void dm_set_dcn_clocks(struct dc_context *ctx, struct dc_clocks *clks) in dm_set_dcn_clocks()
|
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn32/ |
H A D | dcn32_hwseq.c | 747 struct dc_clocks *clocks = &dc->current_state->bw_ctx.bw.dcn.clk; in dcn32_initialize_min_clocks()
|
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/ |
H A D | dcn401_hwseq.c | 54 struct dc_clocks *clocks = &dc->current_state->bw_ctx.bw.dcn.clk; in dcn401_initialize_min_clocks()
|
/linux/drivers/gpu/drm/amd/display/dc/core/ |
H A D | dc.c | 2897 …->current_state->bw_ctx.bw.dcn.clk, &dc->clk_mgr->clks, offsetof(struct dc_clocks, prev_p_state_ch… in dc_check_update_surfaces_for_stream()
|