Home
last modified time | relevance | path

Searched refs:dc_clocks (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_clk_mgr.h42 bool dcn31_are_clock_states_equal(struct dc_clocks *a,
43 struct dc_clocks *b);
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_clk_mgr.h49 bool dcn35_are_clock_states_equal(struct dc_clocks *a,
50 struct dc_clocks *b);
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
H A Drv1_clk_mgr.c36 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in rv1_init_clocks()
39 static int rv1_determine_dppclk_threshold(struct clk_mgr_internal *clk_mgr, struct dc_clocks *new_c… in rv1_determine_dppclk_threshold()
88 struct dc_clocks *new_clocks, in ramp_up_dispclk_with_dpp()
194 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in rv1_update_clocks()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
H A Ddcn20_clk_mgr.c221 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn2_update_clocks()
349 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn2_update_clocks_fpga()
405 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in dcn2_init_clocks()
469 static bool dcn2_are_clock_states_equal(struct dc_clocks *a, in dcn2_are_clock_states_equal()
470 struct dc_clocks *b) in dcn2_are_clock_states_equal()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn201/
H A Ddcn201_clk_mgr.c77 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in dcn201_init_clocks()
89 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn201_update_clocks()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn42/
H A Ddcn42_clk_mgr.c217 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn42_update_clocks()
373 bool dcn42_are_clock_states_equal(struct dc_clocks *a, in dcn42_are_clock_states_equal()
374 struct dc_clocks *b) in dcn42_are_clock_states_equal()
517 memset(&(clk_mgr->clks), 0, sizeof(struct dc_clocks)); in init_clk_states()
782 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; in dcn42_update_clocks_fpga()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddm_helpers.h202 struct dc_clocks *clks);
H A Ddc.h682 struct dc_clocks { struct
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_helpers.c1205 void dm_set_dcn_clocks(struct dc_context *ctx, struct dc_clocks *clks) in dm_set_dcn_clocks()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/
H A Ddml21_translation_helper.c968 struct dc_clocks *min_clocks = &context->bw_ctx.bw.dcn.clk; in dml21_init_min_clocks_for_dc_state()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c60 struct dc_clocks *clocks = &dc->current_state->bw_ctx.bw.dcn.clk; in dcn401_initialize_min_clocks()