Home
last modified time | relevance | path

Searched refs:cur_en (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn10/
H A Ddcn10_dpp.c450 uint32_t cur_en = pos->enable ? 1 : 0; in dpp1_set_cursor_position()
475 cur_en = 0; /* not visible beyond right edge*/ in dpp1_set_cursor_position()
478 cur_en = 0; /* not visible beyond left edge*/ in dpp1_set_cursor_position()
481 cur_en = 0; /* not visible beyond bottom edge*/ in dpp1_set_cursor_position()
484 cur_en = 0; /* not visible beyond top edge*/ in dpp1_set_cursor_position()
486 if (dpp_base->pos.cur0_ctl.bits.cur0_enable != cur_en) { in dpp1_set_cursor_position()
487 REG_UPDATE(CURSOR0_CONTROL, CUR0_ENABLE, cur_en); in dpp1_set_cursor_position()
489 dpp_base->pos.cur0_ctl.bits.cur0_enable = cur_en; in dpp1_cnv_set_optional_cursor_attributes()
447 uint32_t cur_en = pos->enable ? 1 : 0; dpp1_set_cursor_position() local
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn401/
H A Ddcn401_dpp_cm.c155 uint32_t cur_en = pos->enable ? 1 : 0; in dpp401_set_cursor_position() local
157 if (dpp_base->pos.cur0_ctl.bits.cur0_enable != cur_en) { in dpp401_set_cursor_position()
158 REG_UPDATE(CURSOR0_CONTROL, CUR0_ENABLE, cur_en); in dpp401_set_cursor_position()
160 dpp_base->pos.cur0_ctl.bits.cur0_enable = cur_en; in dpp401_set_cursor_position()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
H A Ddcn401_hubp.c706 uint32_t cur_en = pos->enable ? 1 : 0; in hubp401_cursor_set_position() local
717 ASSERT(!cur_en || x_pos == 0); in hubp401_cursor_set_position()
718 ASSERT(!cur_en || pos->x_hotspot == 0); in hubp401_cursor_set_position()
745 if (hubp->pos.cur_ctl.bits.cur_enable != cur_en) { in hubp401_cursor_set_position()
746 if (cur_en && REG_READ(CURSOR_SURFACE_ADDRESS) == 0) in hubp401_cursor_set_position()
750 CURSOR_ENABLE, cur_en); in hubp401_cursor_set_position()
765 hubp->pos.cur_ctl.bits.cur_enable = cur_en; in hubp401_cursor_set_position()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/
H A Ddcn10_hubp.c1212 uint32_t cur_en = pos->enable ? 1 : 0; in hubp1_cursor_set_position() local
1260 cur_en = 0; /* not visible beyond right edge*/ in hubp1_cursor_set_position()
1263 cur_en = 0; /* not visible beyond left edge*/ in hubp1_cursor_set_position()
1266 cur_en = 0; /* not visible beyond bottom edge*/ in hubp1_cursor_set_position()
1269 cur_en = 0; /* not visible beyond top edge*/ in hubp1_cursor_set_position()
1271 if (cur_en && REG_READ(CURSOR_SURFACE_ADDRESS) == 0) in hubp1_cursor_set_position()
1275 CURSOR_ENABLE, cur_en); in hubp1_cursor_set_position()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
H A Ddcn20_hubp.c1002 uint32_t cur_en = pos->enable ? 1 : 0; in hubp2_cursor_set_position() local
1050 cur_en = 0; /* not visible beyond right edge*/ in hubp2_cursor_set_position()
1053 cur_en = 0; /* not visible beyond left edge*/ in hubp2_cursor_set_position()
1056 cur_en = 0; /* not visible beyond bottom edge*/ in hubp2_cursor_set_position()
1059 cur_en = 0; /* not visible beyond top edge*/ in hubp2_cursor_set_position()
1061 if (hubp->pos.cur_ctl.bits.cur_enable != cur_en) { in hubp2_cursor_set_position()
1062 if (cur_en && REG_READ(CURSOR_SURFACE_ADDRESS) == 0) in hubp2_cursor_set_position()
1066 CURSOR_ENABLE, cur_en); in hubp2_cursor_set_position()
1081 hubp->pos.cur_ctl.bits.cur_enable = cur_en; in hubp2_cursor_set_position()