Home
last modified time | relevance | path

Searched refs:cp_hqd_eop_base_addr_hi (Results 1 – 18 of 18) sorted by relevance

/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_mqd_manager_v12.c220 m->cp_hqd_eop_base_addr_hi = in update_mqd()
H A Dkfd_mqd_manager_vi.c216 m->cp_hqd_eop_base_addr_hi = in __update_mqd()
H A Dkfd_mqd_manager_v10.c203 m->cp_hqd_eop_base_addr_hi = in update_mqd()
H A Dkfd_mqd_manager_v11.c257 m->cp_hqd_eop_base_addr_hi = in update_mqd()
H A Dkfd_mqd_manager_v9.c285 m->cp_hqd_eop_base_addr_hi = in update_mqd()
/linux/drivers/gpu/drm/amd/include/
H A Dvi_structs.h326 uint32_t cp_hqd_eop_base_addr_hi; member
H A Dv9_structs.h336 uint32_t cp_hqd_eop_base_addr_hi; member
H A Dv11_structs.h841 uint32_t cp_hqd_eop_base_addr_hi; // offset: 166 (0xA6) member
H A Dv12_structs.h841 uint32_t cp_hqd_eop_base_addr_hi; // offset: 166 (0xA6) member
H A Dv10_structs.h842 uint32_t cp_hqd_eop_base_addr_hi; member
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v12_0.c1021 mqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr); in mes_v12_0_mqd_init()
H A Dmes_v11_0.c1055 mqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr); in mes_v11_0_mqd_init()
H A Dgfx_v9_4_3.c1818 mqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr); in gfx_v9_4_3_xcc_mqd_init()
1938 mqd->cp_hqd_eop_base_addr_hi); in gfx_v9_4_3_xcc_kiq_init_register()
H A Dgfx_v12_0.c3007 mqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr); in gfx_v12_0_compute_mqd_init()
3136 mqd->cp_hqd_eop_base_addr_hi); in gfx_v12_0_kiq_init_register()
H A Dgfx_v9_0.c3500 mqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr); in gfx_v9_0_mqd_init()
3616 mqd->cp_hqd_eop_base_addr_hi); in gfx_v9_0_kiq_init_register()
H A Dgfx_v11_0.c4062 mqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr); in gfx_v11_0_compute_mqd_init()
4192 mqd->cp_hqd_eop_base_addr_hi); in gfx_v11_0_kiq_init_register()
H A Dgfx_v10_0.c6786 mqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr); in gfx_v10_0_compute_mqd_init()
6923 mqd->cp_hqd_eop_base_addr_hi); in gfx_v10_0_kiq_init_register()
H A Dgfx_v8_0.c4427 mqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr); in gfx_v8_0_mqd_init()