Home
last modified time | relevance | path

Searched refs:core_reg (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/video/backlight/
H A Dl4f00242t03.c28 struct regulator *core_reg; member
65 ret = regulator_set_voltage(priv->core_reg, 2800000, 2800000); in l4f00242t03_lcd_init()
71 ret = regulator_enable(priv->core_reg); in l4f00242t03_lcd_init()
94 regulator_disable(priv->core_reg); in l4f00242t03_lcd_powerdown()
202 priv->core_reg = devm_regulator_get(&spi->dev, "vcore"); in l4f00242t03_probe()
203 if (IS_ERR(priv->core_reg)) in l4f00242t03_probe()
204 return dev_err_probe(&spi->dev, PTR_ERR(priv->core_reg), in l4f00242t03_probe()
/linux/drivers/clk/rockchip/
H A Dclk-cpu.c87 u32 clksel0 = readl_relaxed(cpuclk->reg_base + reg_data->core_reg[0]); in rockchip_cpuclk_recalc_rate()
201 cpuclk->reg_base + reg_data->core_reg[i]); in rockchip_cpuclk_pre_rate_change()
217 cpuclk->reg_base + reg_data->core_reg[0]); in rockchip_cpuclk_pre_rate_change()
259 cpuclk->reg_base + reg_data->core_reg[0]); in rockchip_cpuclk_post_rate_change()
267 cpuclk->reg_base + reg_data->core_reg[i]); in rockchip_cpuclk_post_rate_change()
H A Dclk-rk3588.c294 .core_reg[0] = RK3588_BIGCORE0_CLKSEL_CON(0),
297 .core_reg[1] = RK3588_BIGCORE0_CLKSEL_CON(1),
351 .core_reg[0] = RK3588_BIGCORE1_CLKSEL_CON(0),
354 .core_reg[1] = RK3588_BIGCORE1_CLKSEL_CON(1),
405 .core_reg[0] = RK3588_DSU_CLKSEL_CON(6),
408 .core_reg[1] = RK3588_DSU_CLKSEL_CON(6),
411 .core_reg[2] = RK3588_DSU_CLKSEL_CON(7),
414 .core_reg[3] = RK3588_DSU_CLKSEL_CON(7),
H A Dclk-rk3368.c157 .core_reg[0] = RK3368_CLKSEL_CON(0),
168 .core_reg[0] = RK3368_CLKSEL_CON(2),
H A Dclk-rk3036.c105 .core_reg[0] = RK2928_CLKSEL_CON(0),
H A Dclk-rk3128.c120 .core_reg[0] = RK2928_CLKSEL_CON(0),
H A Dclk-rk3228.c122 .core_reg[0] = RK2928_CLKSEL_CON(0),
H A Dclk-rk3399.c294 .core_reg[0] = RK3399_CLKSEL_CON(0),
305 .core_reg[0] = RK3399_CLKSEL_CON(2),
H A Dclk-rv1108.c109 .core_reg[0] = RV1108_CLKSEL_CON(0),
H A Dclk-rk3328.c133 .core_reg[0] = RK3328_CLKSEL_CON(0),
H A Dclk-rk3576.c213 .core_reg[0] = RK3576_BIGCORE_CLKSEL_CON(1),
266 .core_reg[0] = RK3576_LITCORE_CLKSEL_CON(0),
H A Dclk-rk3288.c182 .core_reg[0] = RK3288_CLKSEL_CON(0),
H A Dclk-rk3308.c112 .core_reg[0] = RK3308_CLKSEL_CON(0),
H A Dclk-px30.c127 .core_reg[0] = PX30_CLKSEL_CON(0),
H A Dclk-rv1126.c135 .core_reg[0] = RV1126_CLKSEL_CON(0),
H A Dclk-rk3528.c107 .core_reg[0] = RK3528_CLKSEL_CON(39),