| /linux/sound/soc/mediatek/mt2701/ |
| H A D | mt2701-afe-clock-ctrl.c | 131 ret = clk_prepare_enable(i2s_path->asrco_ck); in mt2701_afe_disable_i2s()
137 ret = clk_prepare_enable(i2s_path->hop_ck[dir]); in mt2701_afe_enable_mclk()
164 return clk_prepare_enable(i2s_path->mclk_ck);
179 return clk_prepare_enable(afe_priv->mrgif_ck); in mt2701_afe_enable_audsys()
195 ret = clk_prepare_enable(afe_priv->base_ck[MT2701_INFRA_SYS_AUDIO]); in mt2701_afe_enable_audsys()
200 ret = clk_prepare_enable(afe_priv->base_ck[MT2701_TOP_AUD_A1SYS]); in mt2701_afe_enable_audsys()
205 ret = clk_prepare_enable(afe_priv->base_ck[MT2701_TOP_AUD_A2SYS]); in mt2701_afe_enable_audsys()
210 ret = clk_prepare_enable(afe_priv->base_ck[MT2701_AUDSYS_AFE]); in mt2701_afe_enable_audsys()
214 ret = clk_prepare_enable(afe_priv->base_ck[MT2701_AUDSYS_A1SYS]); in mt2701_afe_enable_audsys()
218 ret = clk_prepare_enable(afe_pri in mt2701_afe_enable_audsys()
[all...] |
| /linux/sound/soc/mediatek/mt8183/ |
| H A D | mt8183-afe-clk.c | 120 ret = clk_prepare_enable(afe_priv->clk[CLK_INFRA_SYS_AUDIO]); in mt8183_afe_enable_clock()
127 ret = clk_prepare_enable(afe_priv->clk[CLK_MUX_AUDIO]); in mt8183_afe_enable_clock()
143 ret = clk_prepare_enable(afe_priv->clk[CLK_MUX_AUDIOINTBUS]); in mt8183_afe_enable_clock()
159 ret = clk_prepare_enable(afe_priv->clk[CLK_AFE]); in mt8183_afe_enable_clock()
166 ret = clk_prepare_enable(afe_priv->clk[CLK_I2S1_BCLK_SW]); in mt8183_afe_enable_clock()
173 ret = clk_prepare_enable(afe_priv->clk[CLK_I2S2_BCLK_SW]); in mt8183_afe_enable_clock()
180 ret = clk_prepare_enable(afe_priv->clk[CLK_I2S3_BCLK_SW]); in mt8183_afe_enable_clock()
187 ret = clk_prepare_enable(afe_priv->clk[CLK_I2S4_BCLK_SW]); in mt8183_afe_enable_clock()
237 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
253 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1]); in apll1_mux_setting()
[all …]
|
| /linux/sound/soc/mediatek/mt8192/ |
| H A D | mt8192-afe-clk.c | 86 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
102 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG1]); in apll1_mux_setting()
148 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_2]); in apll2_mux_setting()
164 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_ENG2]); in apll2_mux_setting()
209 ret = clk_prepare_enable(afe_priv->clk[CLK_INFRA_SYS_AUDIO]); in mt8192_afe_enable_clock()
216 ret = clk_prepare_enable(afe_priv->clk[CLK_INFRA_AUDIO_26M]); in mt8192_afe_enable_clock()
223 ret = clk_prepare_enable(afe_priv->clk[CLK_MUX_AUDIO]); in mt8192_afe_enable_clock()
238 ret = clk_prepare_enable(afe_priv->clk[CLK_MUX_AUDIOINTBUS]); in mt8192_afe_enable_clock()
262 ret = clk_prepare_enable(afe_priv->clk[CLK_AFE]); in mt8192_afe_enable_clock()
293 ret = clk_prepare_enable(afe_priv->clk[CLK_APLL22M]); in mt8192_apll1_enable()
[all …]
|
| /linux/drivers/clk/imx/ |
| H A D | clk-imx35.c | 220 clk_prepare_enable(clk[spba_gate]); in _mx35_clocks_init()
221 clk_prepare_enable(clk[gpio1_gate]); in _mx35_clocks_init()
222 clk_prepare_enable(clk[gpio2_gate]); in _mx35_clocks_init()
223 clk_prepare_enable(clk[gpio3_gate]); in _mx35_clocks_init()
224 clk_prepare_enable(clk[iim_gate]); in _mx35_clocks_init()
225 clk_prepare_enable(clk[emi_gate]); in _mx35_clocks_init()
226 clk_prepare_enable(clk[max_gate]); in _mx35_clocks_init()
227 clk_prepare_enable(clk[iomuxc_gate]); in _mx35_clocks_init()
235 clk_prepare_enable(clk[scc_gate]); in _mx35_clocks_init()
|
| /linux/sound/soc/mediatek/mt6797/ |
| H A D | mt6797-afe-clk.c | 62 ret = clk_prepare_enable(afe_priv->clk[CLK_INFRA_SYS_AUD]); in mt6797_afe_enable_clock()
69 ret = clk_prepare_enable(afe_priv->clk[CLK_INFRA_SYS_AUD_26M]); in mt6797_afe_enable_clock()
76 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD]); in mt6797_afe_enable_clock()
92 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_BUS]); in mt6797_afe_enable_clock()
|
| /linux/drivers/crypto/qce/ |
| H A D | core.c | 285 clk_prepare_enable(qce->bus); in qce_runtime_suspend()
286 clk_prepare_enable(qce->iface); in qce_runtime_suspend()
287 clk_prepare_enable(qce->core); in qce_runtime_suspend()
304 ret = clk_prepare_enable(qce->core); in qce_runtime_resume()
308 ret = clk_prepare_enable(qce->iface); in qce_runtime_resume()
312 ret = clk_prepare_enable(qce->bus); in qce_runtime_resume()
|
| /linux/sound/soc/meson/ |
| H A D | axg-tdm-formatter.c | 126 ret = clk_prepare_enable(formatter->sclk); in axg_tdm_formatter_enable()
130 ret = clk_prepare_enable(formatter->lrclk); in axg_tdm_formatter_enable()
201 ret = clk_prepare_enable(formatter->pclk); in axg_tdm_formatter_power_up()
399 ret = clk_prepare_enable(ts->iface->mclk); in axg_tdm_stream_set_cont_clocks()
403 ret = clk_prepare_enable(ts->iface->sclk); in axg_tdm_stream_set_cont_clocks()
407 ret = clk_prepare_enable(ts->iface->lrclk); in axg_tdm_stream_set_cont_clocks()
|
| /linux/drivers/gpu/drm/imx/dcss/ |
| H A D | dcss-dev.c | 21 clk_prepare_enable(dcss->axi_clk); in dcss_clocks_enable()
22 clk_prepare_enable(dcss->apb_clk); in dcss_clocks_enable()
23 clk_prepare_enable(dcss->rtrm_clk); in dcss_clocks_enable()
24 clk_prepare_enable(dcss->dtrc_clk); in dcss_clocks_enable()
25 clk_prepare_enable(dcss->pix_clk); in dcss_clocks_enable()
|
| /linux/drivers/bus/ |
| H A D | qcom-ssc-block-bus.c | 68 ret = clk_prepare_enable(data->xo_clk); in qcom_ssc_block_bus_init()
74 ret = clk_prepare_enable(data->aggre2_clk); in qcom_ssc_block_bus_init()
80 ret = clk_prepare_enable(data->gcc_im_sleep_clk); in qcom_ssc_block_bus_init()
95 ret = clk_prepare_enable(data->aggre2_north_clk); in qcom_ssc_block_bus_init()
115 ret = clk_prepare_enable(data->ssc_xo_clk); in qcom_ssc_block_bus_init()
121 ret = clk_prepare_enable(data->ssc_ahbs_clk); in qcom_ssc_block_bus_init()
|
| /linux/arch/arm/mach-omap1/ |
| H A D | serial.c | 131 clk_prepare_enable(uart1_ck); in omap_serial_init()
141 clk_prepare_enable(uart2_ck); in omap_serial_init()
153 clk_prepare_enable(uart3_ck); in omap_serial_init()
|
| /linux/drivers/phy/qualcomm/ |
| H A D | phy-qcom-usb-hsic.c | 33 ret = clk_prepare_enable(uphy->phy_clk); in qcom_usb_hsic_phy_power_on()
37 ret = clk_prepare_enable(uphy->cal_clk); in qcom_usb_hsic_phy_power_on()
41 ret = clk_prepare_enable(uphy->cal_sleep_clk); in qcom_usb_hsic_phy_power_on()
|
| /linux/drivers/pwm/ |
| H A D | pwm-ep93xx.c | 67 ret = clk_prepare_enable(ep93xx_pwm->clk); in ep93xx_pwm_apply()
93 ret = clk_prepare_enable(ep93xx_pwm->clk); in ep93xx_pwm_apply()
131 ret = clk_prepare_enable(ep93xx_pwm->clk); in ep93xx_pwm_apply()
|
| /linux/arch/powerpc/platforms/512x/ |
| H A D | clock-commonclk.c | 928 clk_prepare_enable(clks[MPC512x_CLK_DUMMY]); in mpc512x_clk_setup_clock_tree()
929 clk_prepare_enable(clks[MPC512x_CLK_E300]); /* PowerPC CPU */ in mpc512x_clk_setup_clock_tree()
930 clk_prepare_enable(clks[MPC512x_CLK_DDR]); /* DRAM */ in mpc512x_clk_setup_clock_tree()
931 clk_prepare_enable(clks[MPC512x_CLK_MEM]); /* SRAM */ in mpc512x_clk_setup_clock_tree()
932 clk_prepare_enable(clks[MPC512x_CLK_IPS]); /* SoC periph */ in mpc512x_clk_setup_clock_tree()
933 clk_prepare_enable(clks[MPC512x_CLK_LPC]); /* boot media */ in mpc512x_clk_setup_clock_tree()
972 clk_prepare_enable(clks[MPC512x_CLK_PSC3_MCLK]);/* serial console */ in mpc5121_clk_provide_migration_support()
976 clk_prepare_enable(clks[MPC512x_CLK_PCI]); in mpc5121_clk_provide_migration_support()
1095 clk_prepare_enable(clks[MPC512x_CLK_I2C]); in mpc5121_clk_provide_backwards_compat()
|
| /linux/drivers/phy/broadcom/ |
| H A D | phy-brcm-usb.c | 126 clk_prepare_enable(priv->usb_20_clk); in brcm_usb_phy_init()
127 clk_prepare_enable(priv->usb_30_clk); in brcm_usb_phy_init()
128 clk_prepare_enable(priv->suspend_clk); in brcm_usb_phy_init()
416 err = clk_prepare_enable(priv->usb_20_clk); in brcm_usb_phy_dvr_init()
449 err = clk_prepare_enable(priv->usb_30_clk); in brcm_usb_phy_dvr_init()
634 clk_prepare_enable(priv->usb_20_clk); in brcm_usb_phy_resume()
635 clk_prepare_enable(priv->usb_30_clk); in brcm_usb_phy_resume()
|
| /linux/drivers/clk/ |
| H A D | clk-gate_test.c | 167 KUNIT_ASSERT_EQ(test, clk_prepare_enable(clk), 0); in clk_gate_test_enable()
185 KUNIT_ASSERT_EQ(test, clk_prepare_enable(clk), 0); in clk_gate_test_disable()
247 KUNIT_ASSERT_EQ(test, clk_prepare_enable(clk), 0); in clk_gate_test_invert_enable()
265 KUNIT_ASSERT_EQ(test, clk_prepare_enable(clk), 0); in clk_gate_test_invert_disable()
320 KUNIT_ASSERT_EQ(test, clk_prepare_enable(clk), 0); in clk_gate_test_hiword_enable()
338 KUNIT_ASSERT_EQ(test, clk_prepare_enable(clk), 0); in clk_gate_test_hiword_disable()
|
| /linux/sound/soc/sof/mediatek/mt8186/ |
| H A D | mt8186-clk.c | 50 ret = clk_prepare_enable(priv->clk[CLK_TOP_AUDIODSP]); in adsp_enable_all_clock()
57 ret = clk_prepare_enable(priv->clk[CLK_TOP_ADSP_BUS]); in adsp_enable_all_clock()
|
| /linux/drivers/mfd/ |
| H A D | atmel-flexcom.c | 65 err = clk_prepare_enable(ddata->clk); in atmel_flexcom_probe()
94 err = clk_prepare_enable(ddata->clk); in atmel_flexcom_resume_noirq()
|
| /linux/drivers/gpu/drm/sun4i/ |
| H A D | sun6i_drc.c | 50 clk_prepare_enable(drc->bus_clk); in sun6i_drc_bind()
65 clk_prepare_enable(drc->mod_clk); in sun6i_drc_bind()
|
| /linux/drivers/phy/socionext/ |
| H A D | phy-uniphier-usb3ss.c | 112 ret = clk_prepare_enable(priv->clk_ext); in uniphier_u3ssphy_power_on()
116 ret = clk_prepare_enable(priv->clk); in uniphier_u3ssphy_power_on()
161 ret = clk_prepare_enable(priv->clk_parent); in uniphier_u3ssphy_init()
165 ret = clk_prepare_enable(priv->clk_parent_gio); in uniphier_u3ssphy_init()
|
| /linux/drivers/gpu/drm/imx/lcdc/ |
| H A D | imx-lcdc.c | 187 clk_prepare_enable(lcdc->clk_per); in imx_lcdc_update_hw_registers()
231 ret = clk_prepare_enable(lcdc->clk_ipg); in imx_lcdc_pipe_enable()
236 ret = clk_prepare_enable(lcdc->clk_ahb); in imx_lcdc_pipe_enable()
462 ret = clk_prepare_enable(lcdc->clk_ipg); in imx_lcdc_probe()
467 ret = clk_prepare_enable(lcdc->clk_per); in imx_lcdc_probe()
472 ret = clk_prepare_enable(lcdc->clk_ahb); in imx_lcdc_probe()
|
| /linux/drivers/clk/zynq/ |
| H A D | clkc.c | 152 if (clk_prepare_enable(clks[fclk])) in zynq_clk_register_fclk()
308 clk_prepare_enable(clks[cpu_2x]); in zynq_clk_setup()
338 clk_prepare_enable(clks[ddr2x]); in zynq_clk_setup()
344 clk_prepare_enable(clks[ddr3x]); in zynq_clk_setup()
356 clk_prepare_enable(clks[dci]); in zynq_clk_setup()
508 if (clk_prepare_enable(clks[dbg_trc])) in zynq_clk_setup()
511 if (clk_prepare_enable(clks[dbg_apb])) in zynq_clk_setup()
|
| /linux/drivers/usb/dwc3/ |
| H A D | dwc3-exynos.c | 70 ret = clk_prepare_enable(exynos->clks[i]); in dwc3_exynos_probe()
79 clk_prepare_enable(exynos->clks[exynos->suspend_clk_idx]); in dwc3_exynos_probe()
257 ret = clk_prepare_enable(exynos->clks[i]); in dwc3_exynos_resume()
|
| /linux/drivers/phy/marvell/ |
| H A D | phy-mvebu-sata.c | 33 clk_prepare_enable(priv->clk); in phy_mvebu_sata_power_on()
56 clk_prepare_enable(priv->clk); in phy_mvebu_sata_power_off()
|
| /linux/drivers/gpu/drm/stm/ |
| H A D | dw_mipi_dsi-stm.c | 393 ret = clk_prepare_enable(dsi->txbyte_clk.clk); in dw_mipi_dsi_phy_init()
643 ret = clk_prepare_enable(dsi->pllref_clk); in dw_mipi_dsi_stm_probe()
656 ret = clk_prepare_enable(dsi->pclk); in dw_mipi_dsi_stm_probe()
699 ret = clk_prepare_enable(dsi->pclk); in dw_mipi_dsi_stm_probe()
760 ret = clk_prepare_enable(dsi->pclk); in dw_mipi_dsi_stm_resume()
767 ret = clk_prepare_enable(dsi->pllref_clk); in dw_mipi_dsi_stm_resume()
|
| /linux/sound/soc/mediatek/mt8173/ |
| H A D | mt8173-afe-pcm.c | 246 ret = clk_prepare_enable(m_ck); in mt8173_afe_dais_enable_clks()
254 ret = clk_prepare_enable(b_ck); in mt8173_afe_dais_enable_clks()
979 ret = clk_prepare_enable(afe_priv->clocks[MT8173_CLK_INFRASYS_AUD]); in mt8173_afe_runtime_resume()
983 ret = clk_prepare_enable(afe_priv->clocks[MT8173_CLK_TOP_PDN_AUD_BUS]); in mt8173_afe_runtime_resume()
987 ret = clk_prepare_enable(afe_priv->clocks[MT8173_CLK_TOP_PDN_AUD]); in mt8173_afe_runtime_resume()
991 ret = clk_prepare_enable(afe_priv->clocks[MT8173_CLK_BCK0]); in mt8173_afe_runtime_resume()
995 ret = clk_prepare_enable(afe_priv->clocks[MT8173_CLK_BCK1]); in mt8173_afe_runtime_resume()
998 ret = clk_prepare_enable(afe_priv->clocks[MT8173_CLK_I2S1_M]); in mt8173_afe_runtime_resume()
1001 ret = clk_prepare_enable(afe_priv->clocks[MT8173_CLK_I2S2_M]); in mt8173_afe_runtime_resume()
|