Home
last modified time | relevance | path

Searched refs:armpll (Results 1 – 10 of 10) sorted by relevance

/linux/arch/arm/boot/dts/broadcom/
H A Dbcm-cygnus-clock.dtsi45 armpll: armpll@19000000 { label
47 compatible = "brcm,cygnus-armpll";
56 clocks = <&armpll>;
65 clocks = <&armpll>;
H A Dbcm63138.dtsi56 clocks = <&armpll>;
65 clocks = <&armpll>;
131 armpll: armpll@20000 { label
133 compatible = "brcm,bcm63138-armpll";
H A Dbcm5301x.dtsi15 compatible = "brcm,nsp-armpll";
H A Dbcm-hr2.dtsi70 compatible = "brcm,hr2-armpll";
H A Dbcm-nsp.dtsi88 compatible = "brcm,nsp-armpll";
/linux/drivers/clk/zynq/
H A Dclkc.c51 armpll, ddrpll, iopll, enumerator
238 cpu_parents[0] = clk_output_name[armpll]; in zynq_clk_setup()
239 cpu_parents[1] = clk_output_name[armpll]; in zynq_clk_setup()
244 periph_parents[2] = clk_output_name[armpll]; in zynq_clk_setup()
260 clks[armpll] = clk_register_mux(NULL, clk_output_name[armpll], in zynq_clk_setup()
/linux/drivers/cpufreq/
H A Dmediatek-cpufreq.c205 struct clk *armpll = clk_get_parent(cpu_clk); in mtk_cpufreq_set_target() local
274 ret = clk_set_rate(armpll, freq_hz); in mtk_cpufreq_set_target()
278 clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target()
284 ret = clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target()
302 clk_set_rate(armpll, pre_freq_hz); in mtk_cpufreq_set_target()
303 clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target()
/linux/Documentation/devicetree/bindings/clock/
H A Dzynq-7000.txt41 0: armpll
96 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
/linux/drivers/clk/bcm/
H A DMakefile9 obj-$(CONFIG_COMMON_CLK_IPROC) += clk-iproc-armpll.o clk-iproc-pll.o clk-iproc-asiu.o
/linux/arch/arm/boot/dts/xilinx/
H A Dzynq-7000.dtsi320 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",