Home
last modified time | relevance | path

Searched refs:amdgpu_interrupt_state (Results 1 – 25 of 47) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_irq.c701 enum amdgpu_interrupt_state state) in amdgpu_dm_set_hpd_irq_state()
713 enum amdgpu_interrupt_state state, in dm_irq_state()
747 enum amdgpu_interrupt_state state) in amdgpu_dm_set_pflip_irq_state()
761 enum amdgpu_interrupt_state state) in amdgpu_dm_set_crtc_irq_state()
775 enum amdgpu_interrupt_state state) in amdgpu_dm_set_vline0_irq_state()
789 enum amdgpu_interrupt_state state) in amdgpu_dm_set_dmub_outbox_irq_state()
801 enum amdgpu_interrupt_state state) in amdgpu_dm_set_vupdate_irq_state()
815 enum amdgpu_interrupt_state state) in amdgpu_dm_set_dmub_trace_irq_state()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmxgpu_vi.c502 enum amdgpu_interrupt_state state) in xgpu_vi_set_mailbox_ack_irq()
535 enum amdgpu_interrupt_state state) in xgpu_vi_set_mailbox_rcv_irq()
H A Djpeg_v2_5.c603 enum amdgpu_interrupt_state state) in jpeg_v2_5_set_interrupt_state()
611 enum amdgpu_interrupt_state state) in jpeg_v2_6_set_ras_interrupt_state()
H A Dgmc_v11_0.c56 enum amdgpu_interrupt_state state) in gmc_v11_0_ecc_interrupt_state()
64 enum amdgpu_interrupt_state state) in gmc_v11_0_vm_fault_interrupt_state()
H A Dgmc_v10_0.c57 enum amdgpu_interrupt_state state) in gmc_v10_0_ecc_interrupt_state()
65 enum amdgpu_interrupt_state state) in gmc_v10_0_vm_fault_interrupt_state()
H A Dgmc_v12_0.c51 enum amdgpu_interrupt_state state) in gmc_v12_0_ecc_interrupt_state()
58 enum amdgpu_interrupt_state state) in gmc_v12_0_vm_fault_interrupt_state()
H A Damdgpu_mode.h
H A Djpeg_v5_0_1.c743 enum amdgpu_interrupt_state state) in jpeg_v5_0_1_set_interrupt_state()
751 enum amdgpu_interrupt_state state) in jpeg_v5_0_1_set_ras_interrupt_state()
H A Dvpe_v6_1.c312 enum amdgpu_interrupt_state state) in vpe_v6_1_set_trap_irq_state()
H A Damdgpu_irq.c564 enum amdgpu_interrupt_state state; in amdgpu_irq_update()
H A Djpeg_v3_0.c537 enum amdgpu_interrupt_state state) in jpeg_v3_0_set_interrupt_state()
H A Djpeg_v5_3_0.c606 enum amdgpu_interrupt_state state) in jpeg_v5_3_0_set_interrupt_state()
H A Dnbif_v6_3_1.c663 enum amdgpu_interrupt_state state)
H A Dvce_v2_0.c561 enum amdgpu_interrupt_state state) in vce_v2_0_set_interrupt_state()
H A Djpeg_v5_0_0.c623 enum amdgpu_interrupt_state state) in jpeg_v5_0_0_set_interrupt_state()
H A Duvd_v3_1.c517 enum amdgpu_interrupt_state state) in uvd_v3_1_set_interrupt_state()
H A Dgfx_v6_0.c3259 enum amdgpu_interrupt_state state) in gfx_v6_0_set_gfx_eop_interrupt_state()
3281 enum amdgpu_interrupt_state state) in gfx_v6_0_set_compute_eop_interrupt_state()
3322 enum amdgpu_interrupt_state state) in gfx_v6_0_set_priv_reg_fault_state()
3347 enum amdgpu_interrupt_state state) in gfx_v6_0_set_priv_inst_fault_state()
3372 enum amdgpu_interrupt_state state) in gfx_v6_0_set_eop_interrupt_state()
H A Djpeg_v4_0_3.c1092 enum amdgpu_interrupt_state state) in jpeg_v4_0_3_set_interrupt_state()
1100 enum amdgpu_interrupt_state state) in jpeg_v4_0_3_set_ras_interrupt_state()
H A Dvce_v1_0.c729 enum amdgpu_interrupt_state state) in vce_v1_0_set_interrupt_state()
H A Djpeg_v2_0.c745 enum amdgpu_interrupt_state state) in jpeg_v2_0_set_interrupt_state()
H A Djpeg_v4_0.c702 enum amdgpu_interrupt_state state) in jpeg_v4_0_set_ras_interrupt_state()
H A Dgmc_v9_0.c415 enum amdgpu_interrupt_state state) in gmc_v9_0_ecc_interrupt_state()
466 enum amdgpu_interrupt_state state) in gmc_v9_0_vm_fault_interrupt_state()
H A Djpeg_v5_0_2.c581 enum amdgpu_interrupt_state state) in jpeg_v5_0_2_set_interrupt_state()
H A Dvce_v3_0.c734 enum amdgpu_interrupt_state state) in vce_v3_0_set_interrupt_state()
H A Dgfx_v12_0.c4715 enum amdgpu_interrupt_state state) in gfx_v12_0_ring_emit_reg_wait()
4757 enum amdgpu_interrupt_state state) in gfx_v12_0_set_gfx_eop_interrupt_state()
4809 enum amdgpu_interrupt_state state) in gfx_v12_0_set_compute_eop_interrupt_state()
4884 enum amdgpu_interrupt_state state) in gfx_v12_0_eop_irq()
4930 enum amdgpu_interrupt_state state) in gfx_v12_0_set_priv_reg_fault_state()
4975 enum amdgpu_interrupt_state state) in gfx_v12_0_set_bad_op_fault_state()

12