Home
last modified time | relevance | path

Searched refs:ahb (Results 1 – 25 of 203) sorted by relevance

123456789

/linux/drivers/amba/
H A Dtegra-ahb.c126 static inline u32 gizmo_readl(struct tegra_ahb *ahb, u32 offset) in gizmo_readl() argument
128 return readl(ahb->regs + offset); in gizmo_readl()
131 static inline void gizmo_writel(struct tegra_ahb *ahb, u32 value, u32 offset) in gizmo_writel() argument
133 writel(value, ahb->regs + offset); in gizmo_writel()
141 struct tegra_ahb *ahb; in tegra_ahb_enable_smmu() local
146 ahb = dev_get_drvdata(dev); in tegra_ahb_enable_smmu()
147 val = gizmo_readl(ahb, AHB_ARBITRATION_XBAR_CTRL); in tegra_ahb_enable_smmu()
149 gizmo_writel(ahb, val, AHB_ARBITRATION_XBAR_CTRL); in tegra_ahb_enable_smmu()
158 struct tegra_ahb *ahb = dev_get_drvdata(dev); in tegra_ahb_suspend() local
161 ahb->ctx[i] = gizmo_readl(ahb, tegra_ahb_gizmo[i]); in tegra_ahb_suspend()
[all …]
/linux/drivers/clk/imx/
H A Dclk-imx35.c33 unsigned char arm, ahb, sel; member
37 { .arm = 1, .ahb = 4, .sel = 0},
38 { .arm = 1, .ahb = 3, .sel = 1},
39 { .arm = 2, .ahb = 2, .sel = 0},
40 { .arm = 0, .ahb = 0, .sel = 0},
41 { .arm = 0, .ahb = 0, .sel = 0},
42 { .arm = 0, .ahb = 0, .sel = 0},
43 { .arm = 4, .ahb = 1, .sel = 0},
44 { .arm = 1, .ahb = 5, .sel = 0},
45 { .arm = 1, .ahb = 8, .sel = 0},
[all …]
/linux/Documentation/devicetree/bindings/iommu/
H A Dnvidia,tegra30-smmu.txt10 - nvidia,ahb : phandle to the ahb bus connected to SMMU.
20 nvidia,ahb = <&ahb>;
/linux/drivers/char/hw_random/
H A Djh7110-trng.c99 struct clk *ahb; member
242 clk_disable_unprepare(trng->ahb); in starfive_trng_cleanup()
311 trng->ahb = devm_clk_get(&pdev->dev, "ahb"); in starfive_trng_probe()
312 if (IS_ERR(trng->ahb)) in starfive_trng_probe()
313 return dev_err_probe(&pdev->dev, PTR_ERR(trng->ahb), in starfive_trng_probe()
322 clk_prepare_enable(trng->ahb); in starfive_trng_probe()
343 clk_disable_unprepare(trng->ahb); in starfive_trng_probe()
357 clk_disable_unprepare(trng->ahb); in starfive_trng_suspend()
367 clk_prepare_enable(trng->ahb); in starfive_trng_resume()
/linux/Documentation/devicetree/bindings/clock/
H A Dnspire-clock.txt5 "lsi,nspire-cx-ahb-divider" for the AHB divider in the CX model
6 "lsi,nspire-classic-ahb-divider" for the AHB divider in the older model
14 - clocks: For the "nspire-*-ahb-divider" compatible clocks, this is the parent
H A Dqca,ath79-pll.txt20 - clock-output-names: should be "cpu", "ddr", "ahb"
32 clock-output-names = "cpu", "ddr", "ahb";
/linux/arch/arm/boot/dts/allwinner/
H A Dsun6i-a31.dtsi294 clock-names = "ahb",
347 clock-names = "ahb",
395 clock-names = "ahb",
400 reset-names = "ahb";
416 clock-names = "ahb",
421 reset-names = "ahb";
437 clock-names = "ahb",
442 reset-names = "ahb";
456 clock-names = "ahb",
461 reset-names = "ahb";
[all …]
H A Dsun9i-a80.dtsi475 clock-names = "ahb", "mmc", "output", "sample";
477 reset-names = "ahb";
490 clock-names = "ahb", "mmc", "output", "sample";
492 reset-names = "ahb";
505 clock-names = "ahb", "mmc", "output", "sample";
507 reset-names = "ahb";
520 clock-names = "ahb", "mmc", "output", "sample";
522 reset-names = "ahb";
601 clock-names = "ahb", "mod",
625 clock-names = "ahb", "mod",
[all …]
H A Dsun4i-a10.dtsi274 clock-names = "ahb", "mod";
287 clock-names = "ahb", "mod";
301 clock-names = "ahb", "mod";
340 clock-names = "ahb",
390 clock-names = "ahb",
436 clock-names = "ahb", "mod", "ram";
446 clock-names = "ahb", "mmc";
459 clock-names = "ahb", "mmc";
470 clock-names = "ahb", "mmc";
481 clock-names = "ahb", "mmc";
[all …]
H A Dsun5i.dtsi208 clock-names = "ahb", "mod";
221 clock-names = "ahb", "mod";
235 clock-names = "ahb", "mod";
286 clock-names = "ahb",
324 clock-names = "ahb", "mod", "ram";
334 clock-names = "ahb", "mmc";
347 clock-names = "ahb", "mmc";
358 clock-names = "ahb", "mmc";
417 clock-names = "ahb", "mod";
425 clock-names = "ahb", "mod";
[all …]
H A Dsun8i-a23-a33.dtsi170 clock-names = "ahb", "mod";
172 reset-names = "ahb";
190 clock-names = "ahb",
226 clock-names = "ahb",
231 reset-names = "ahb";
247 clock-names = "ahb",
252 reset-names = "ahb";
266 clock-names = "ahb",
271 reset-names = "ahb";
632 clock-names = "ahb", "mod",
[all …]
H A Dsun8i-v3s.dtsi192 clock-names = "ahb",
228 clock-names = "ahb",
233 reset-names = "ahb";
249 clock-names = "ahb",
254 reset-names = "ahb";
270 clock-names = "ahb",
275 reset-names = "ahb";
288 clock-names = "ahb", "mod";
292 reset-names = "ahb";
622 clock-names = "ahb", "mod";
H A Dsun8i-r40.dtsi298 clock-names = "ahb", "mod";
311 clock-names = "ahb", "mod";
337 clock-names = "ahb", "mod", "ram";
350 clock-names = "ahb", "mmc";
352 reset-names = "ahb";
366 clock-names = "ahb", "mmc";
368 reset-names = "ahb";
380 clock-names = "ahb", "mmc";
382 reset-names = "ahb";
396 clock-names = "ahb", "mmc";
[all …]
H A Dsun7i-a20.dtsi340 clock-names = "ahb", "mod";
353 clock-names = "ahb", "mod";
368 clock-names = "ahb", "mod";
415 clock-names = "ahb",
466 clock-names = "ahb",
512 clock-names = "ahb", "mod", "ram";
525 clock-names = "ahb",
544 clock-names = "ahb",
561 clock-names = "ahb",
580 clock-names = "ahb",
[all …]
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_catalog.c72 struct dss_io_region ahb; member
91 msm_disp_snapshot_add_block(disp_state, dss->ahb.len, dss->ahb.base, "dp_ahb"); in msm_dp_catalog_snapshot()
114 return readl_relaxed(catalog->io.ahb.base + offset); in msm_dp_read_ahb()
124 writel(data, catalog->io.ahb.base + offset); in msm_dp_write_ahb()
1059 dss->ahb.base = msm_dp_ioremap(pdev, 0, &dss->ahb.len); in msm_dp_catalog_get_io()
1060 if (IS_ERR(dss->ahb.base)) in msm_dp_catalog_get_io()
1061 return PTR_ERR(dss->ahb.base); in msm_dp_catalog_get_io()
1073 if (dss->ahb.len < DP_DEFAULT_P0_OFFSET + DP_DEFAULT_P0_SIZE) { in msm_dp_catalog_get_io()
1078 dss->ahb.len = DP_DEFAULT_AHB_SIZE; in msm_dp_catalog_get_io()
1079 dss->aux.base = dss->ahb.base + DP_DEFAULT_AUX_OFFSET; in msm_dp_catalog_get_io()
[all …]
/linux/arch/mips/boot/dts/mscc/
H A Dserval.dtsi41 ahb_clk: ahb-clk {
49 ahb: ahb { label
H A Djaguar2.dtsi42 ahb_clk: ahb-clk {
50 ahb: ahb { label
H A Dluton.dtsi38 ahb_clk: ahb-clk {
46 ahb@60000000 {
/linux/Documentation/devicetree/bindings/spi/
H A Dspi-ath79.txt7 - clock-names: has to be "ahb".
20 clock-names = "ahb";
/linux/arch/mips/boot/dts/qca/
H A Dar9132.dtsi33 ahb {
98 clock-output-names = "cpu", "ddr", "ahb";
152 clock-names = "ahb";
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx27.dtsi97 clock-names = "ipg", "ahb";
470 clock-names = "ipg", "ahb", "per";
480 clock-names = "per", "ahb";
491 clock-names = "ipg", "ahb", "per";
503 clock-names = "ipg", "ahb", "per";
516 clock-names = "ipg", "ahb", "per";
534 clock-names = "ipg", "ahb";
556 clock-names = "ipg", "ahb";
H A Dimx25.dtsi337 clock-names = "ipg", "ahb";
468 clock-names = "ipg", "ahb", "per";
477 clock-names = "ipg", "ahb", "per";
486 clock-names = "ipg", "ahb", "per";
529 clock-names = "ipg", "ahb";
563 clock-names = "ipg", "ahb", "per";
576 clock-names = "ipg", "ahb", "per";
/linux/arch/arm/boot/dts/nspire/
H A Dnspire-classic.dtsi49 compatible = "lsi,nspire-classic-ahb-divider";
63 ahb {
/linux/arch/riscv/boot/dts/allwinner/
H A Dsunxi-d1s-t113.dtsi464 clock-names = "ahb", "mmc";
466 reset-names = "ahb";
480 clock-names = "ahb", "mmc";
482 reset-names = "ahb";
497 clock-names = "ahb", "mmc";
499 reset-names = "ahb";
517 clock-names = "ahb", "mod";
533 clock-names = "ahb", "mod";
826 clock-names = "ahb", "tcon-ch0";
872 clock-names = "ahb", "tcon-ch1";
[all …]
/linux/arch/arm64/boot/dts/allwinner/
H A Dsun50i-h5.dtsi109 clock-names = "ahb", "mod", "ram";
244 clock-names = "ahb", "mmc";
251 clock-names = "ahb", "mmc";
258 clock-names = "ahb", "mmc";

123456789