Home
last modified time | relevance | path

Searched refs:ae_dev (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/net/ethernet/hisilicon/hns3/
H A Dhnae3.c16 struct hnae3_ae_dev *ae_dev; in hnae3_unregister_ae_algo_prepare() local
21 list_for_each_entry(ae_dev, &hnae3_ae_dev_list, node) { in hnae3_unregister_ae_algo_prepare()
22 if (!hnae3_get_bit(ae_dev->flag, HNAE3_DEV_INITED_B)) in hnae3_unregister_ae_algo_prepare()
25 pci_id = pci_match_id(ae_algo->pdev_id_table, ae_dev->pdev); in hnae3_unregister_ae_algo_prepare()
29 device_lock(&ae_dev->pdev->dev); in hnae3_unregister_ae_algo_prepare()
30 pci_disable_sriov(ae_dev->pdev); in hnae3_unregister_ae_algo_prepare()
31 device_unlock(&ae_dev->pdev->dev); in hnae3_unregister_ae_algo_prepare()
68 struct hnae3_ae_dev *ae_dev, in hnae3_set_client_init_flag() argument
71 if (!client || !ae_dev) in hnae3_set_client_init_flag()
76 hnae3_set_bit(ae_dev->flag, HNAE3_KNIC_CLIENT_INITED_B, inited); in hnae3_set_client_init_flag()
[all …]
/linux/drivers/net/ethernet/hisilicon/hns3/hns3_common/
H A Dhclge_comm_cmd.c53 static void hclge_comm_set_default_capability(struct hnae3_ae_dev *ae_dev, in hclge_comm_set_default_capability() argument
56 set_bit(HNAE3_DEV_SUPPORT_GRO_B, ae_dev->caps); in hclge_comm_set_default_capability()
58 set_bit(HNAE3_DEV_SUPPORT_FD_B, ae_dev->caps); in hclge_comm_set_default_capability()
59 set_bit(HNAE3_DEV_SUPPORT_FEC_B, ae_dev->caps); in hclge_comm_set_default_capability()
60 set_bit(HNAE3_DEV_SUPPORT_PAUSE_B, ae_dev->caps); in hclge_comm_set_default_capability()
78 int hclge_comm_firmware_compat_config(struct hnae3_ae_dev *ae_dev, in hclge_comm_firmware_compat_config() argument
92 if (hclge_comm_dev_phy_imp_supported(ae_dev)) in hclge_comm_firmware_compat_config()
194 hclge_comm_parse_capability(struct hnae3_ae_dev *ae_dev, bool is_pf, in hclge_comm_parse_capability() argument
207 set_bit(caps_map[i].local_bit, ae_dev->caps); in hclge_comm_parse_capability()
228 int hclge_comm_cmd_query_version_and_capability(struct hnae3_ae_dev *ae_dev, in hclge_comm_cmd_query_version_and_capability() argument
[all …]
H A Dhclge_comm_rss.c18 hclge_comm_init_rss_tuple(struct hnae3_ae_dev *ae_dev, in hclge_comm_init_rss_tuple() argument
28 ae_dev->dev_version <= HNAE3_DEVICE_VERSION_V2 ? in hclge_comm_init_rss_tuple()
35 struct hnae3_ae_dev *ae_dev, in hclge_comm_rss_init_cfg() argument
38 u16 rss_ind_tbl_size = ae_dev->dev_specs.rss_ind_tbl_size; in hclge_comm_rss_init_cfg()
45 if (ae_dev->dev_version >= HNAE3_DEVICE_VERSION_V2) in hclge_comm_rss_init_cfg()
48 hclge_comm_init_rss_tuple(ae_dev, &rss_cfg->rss_tuple_sets); in hclge_comm_rss_init_cfg()
52 rss_ind_tbl = devm_kcalloc(&ae_dev->pdev->dev, rss_ind_tbl_size, in hclge_comm_rss_init_cfg()
61 hclge_comm_rss_indir_init_cfg(ae_dev, rss_cfg); in hclge_comm_rss_init_cfg()
151 int hclge_comm_set_rss_tuple(struct hnae3_ae_dev *ae_dev, in hclge_comm_set_rss_tuple() argument
168 ret = hclge_comm_init_rss_tuple_cmd(rss_cfg, nfc, ae_dev, req); in hclge_comm_set_rss_tuple()
[all …]
H A Dhclge_comm_rss.h98 void hclge_comm_rss_indir_init_cfg(struct hnae3_ae_dev *ae_dev,
112 struct hnae3_ae_dev *ae_dev,
117 int hclge_comm_set_rss_indir_table(struct hnae3_ae_dev *ae_dev,
120 struct hnae3_ae_dev *ae_dev,
129 int hclge_comm_set_rss_tuple(struct hnae3_ae_dev *ae_dev,
H A Dhclge_comm_cmd.h25 #define hclge_comm_dev_phy_imp_supported(ae_dev) \ argument
26 test_bit(HNAE3_DEV_SUPPORT_PHY_IMP_B, (ae_dev)->caps)
479 int hclge_comm_cmd_query_version_and_capability(struct hnae3_ae_dev *ae_dev,
486 int hclge_comm_firmware_compat_config(struct hnae3_ae_dev *ae_dev,
492 void hclge_comm_cmd_uninit(struct hnae3_ae_dev *ae_dev,
495 int hclge_comm_cmd_init(struct hnae3_ae_dev *ae_dev, struct hclge_comm_hw *hw,
/linux/drivers/net/ethernet/hisilicon/hns3/hns3pf/
H A Dhclge_err.c1611 loop_time = min(hdev->ae_dev->dev_specs.tnl_num, in hclge_query_reg_info_of_ssu()
1862 if (hdev->ae_dev->dev_version < HNAE3_DEVICE_VERSION_V2) in hclge_config_ncsi_hw_err_int()
1942 if (hdev->ae_dev->dev_version >= HNAE3_DEVICE_VERSION_V2) in hclge_config_ppp_error_interrupt()
2172 if (hdev->ae_dev->dev_version >= HNAE3_DEVICE_VERSION_V2) in hclge_config_ssu_hw_err_int()
2253 struct hnae3_ae_dev *ae_dev = hdev->ae_dev; in hclge_handle_mpf_ras_error() local
2273 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2279 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2288 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2294 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2302 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
[all …]
H A Dhclge_err.h260 void hclge_handle_all_hns_hw_errors(struct hnae3_ae_dev *ae_dev);
263 pci_ers_result_t hclge_handle_hw_ras_error(struct hnae3_ae_dev *ae_dev);
266 int hclge_handle_error_info_log(struct hnae3_ae_dev *ae_dev);
H A Dhclge_tm.c474 hdev->ae_dev->dev_specs.max_tm_rate); in hclge_tm_port_shaper_cfg()
598 max_tx_rate = hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_qs_shaper_cfg()
602 hdev->ae_dev->dev_specs.max_tm_rate); in hclge_tm_qs_shaper_cfg()
801 hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_pg_info_init()
847 if (hdev->ae_dev->dev_version >= HNAE3_DEVICE_VERSION_V3) in hclge_tm_pfc_info_update()
885 u32 max_tm_rate = hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_pg_shaper_cfg()
1047 u32 max_tm_rate = hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_pri_tc_base_shaper_cfg()
1098 hdev->ae_dev->dev_specs.max_tm_rate); in hclge_tm_pri_vnet_base_shaper_pri_cfg()
1128 u32 max_tm_rate = hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_pri_vnet_base_shaper_qs_cfg()
1729 if (hdev->ae_dev->dev_version <= HNAE3_DEVICE_VERSION_V2) { in hclge_tm_get_qset_num()
[all …]
H A Dhclge_regs.c391 struct hnae3_ae_dev *ae_dev = pci_get_drvdata(hdev->pdev); in hclge_get_dfx_reg_len() local
419 HCLGE_REG_TLV_SIZE) * ae_dev->dev_specs.tnl_num; in hclge_get_dfx_reg_len()
430 struct hnae3_ae_dev *ae_dev = pci_get_drvdata(hdev->pdev); in hclge_get_dfx_rpu_tnl_reg() local
434 for (i = HCLGE_REG_RPU_TNL_ID_0; i <= ae_dev->dev_specs.tnl_num; i++) { in hclge_get_dfx_rpu_tnl_reg()
H A Dhclge_debugfs.c2042 if (!hnae3_ae_dev_fd_supported(hdev->ae_dev)) { in hclge_dbg_dump_fd_tcam()
2101 if (!hnae3_ae_dev_fd_supported(hdev->ae_dev)) in hclge_dbg_dump_fd_counter()
2609 if (!test_bit(HNAE3_DEV_SUPPORT_PORT_VLAN_BYPASS_B, hdev->ae_dev->caps)) in hclge_get_port_vlan_filter_bypass_state()
2666 hdev->ae_dev->caps) ? in hclge_dbg_dump_vlan_filter_config()
H A Dhclge_dcb.c217 hclge_comm_rss_indir_init_cfg(hdev->ae_dev, &hdev->rss_cfg); in hclge_map_update()
H A Dhclge_main.h871 struct hnae3_ae_dev *ae_dev; member
/linux/drivers/net/ethernet/hisilicon/hns/
H A Dhns_dsaf_mac.c178 mac_cb->dsaf_dev->ae_dev.name, in hns_mac_adjust_link()
202 mac_cb->dsaf_dev->ae_dev.name, in hns_mac_get_inner_port_num()
210 mac_cb->dsaf_dev->ae_dev.name, in hns_mac_get_inner_port_num()
216 mac_cb->dsaf_dev->ae_dev.name, mac_cb->mac_id); in hns_mac_get_inner_port_num()
222 mac_cb->dsaf_dev->ae_dev.name, mac_cb->mac_id, vmid); in hns_mac_get_inner_port_num()
255 mac_cb->dsaf_dev->ae_dev.name, mac_cb->mac_id); in hns_mac_get_inner_port_num()
374 mac_cb->dsaf_dev->ae_dev.name, in hns_mac_set_multi()
/linux/drivers/net/ethernet/hisilicon/hns3/hns3vf/
H A Dhclgevf_main.h211 struct hnae3_ae_dev *ae_dev; member
/linux/drivers/infiniband/hw/hns/
H A Dhns_roce_hw_v2.c6408 struct hnae3_ae_dev *ae_dev = pci_get_drvdata(pdev); in abnormal_interrupt_basic() local
6409 const struct hnae3_ae_ops *ops = ae_dev->ops; in abnormal_interrupt_basic()
6427 ops->set_default_reset_request(ae_dev, reset_type); in abnormal_interrupt_basic()