Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_GATE__SDB_MASK (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v6_0.c669 UVD_SUVD_CGC_GATE__SDB_MASK |
702 UVD_SUVD_CGC_GATE__SDB_MASK |
1292 UVD_SUVD_CGC_GATE__SDB_MASK | in uvd_v6_0_enable_clock_gating()
1417 UVD_SUVD_CGC_GATE__SDB_MASK;
H A Duvd_v5_0.c644 UVD_SUVD_CGC_GATE__SDB_MASK; in uvd_v5_0_enable_clock_gating()
757 UVD_SUVD_CGC_GATE__SDB_MASK;
H A Dvcn_v4_0_5.c710 | UVD_SUVD_CGC_GATE__SDB_MASK in vcn_v4_0_5_disable_clock_gating()
H A Dvcn_v4_0_3.c647 | UVD_SUVD_CGC_GATE__SDB_MASK in vcn_v4_0_3_disable_clock_gating()
H A Dvcn_v1_0.c575 | UVD_SUVD_CGC_GATE__SDB_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_0.c601 | UVD_SUVD_CGC_GATE__SDB_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v2_5.c691 | UVD_SUVD_CGC_GATE__SDB_MASK in vcn_v2_5_disable_clock_gating()
H A Dvcn_v4_0.c783 | UVD_SUVD_CGC_GATE__SDB_MASK in vcn_v4_0_disable_clock_gating()
H A Dvcn_v3_0.c809 | UVD_SUVD_CGC_GATE__SDB_MASK in vcn_v3_0_disable_clock_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h230 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Duvd_5_0_sh_mask.h731 #define UVD_SUVD_CGC_GATE__SDB_MASK 0x10 macro
H A Duvd_6_0_sh_mask.h733 #define UVD_SUVD_CGC_GATE__SDB_MASK 0x10 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h458 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Dvcn_2_5_sh_mask.h2087 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Dvcn_2_0_0_sh_mask.h3213 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Dvcn_2_6_0_sh_mask.h3758 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Dvcn_3_0_0_sh_mask.h2823 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Dvcn_5_0_0_sh_mask.h1145 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Dvcn_4_0_5_sh_mask.h1336 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Dvcn_4_0_0_sh_mask.h1340 #define UVD_SUVD_CGC_GATE__SDB_MASK macro
H A Dvcn_4_0_3_sh_mask.h1340 #define UVD_SUVD_CGC_GATE__SDB_MASK macro