Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_GATE__SCM_MASK (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v6_0.c668 UVD_SUVD_CGC_GATE__SCM_MASK |
701 UVD_SUVD_CGC_GATE__SCM_MASK |
1291 UVD_SUVD_CGC_GATE__SCM_MASK | in uvd_v6_0_enable_clock_gating()
1416 UVD_SUVD_CGC_GATE__SCM_MASK |
H A Duvd_v5_0.c643 UVD_SUVD_CGC_GATE__SCM_MASK | in uvd_v5_0_enable_clock_gating()
756 UVD_SUVD_CGC_GATE__SCM_MASK |
H A Dvcn_v4_0_5.c709 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v4_0_5_disable_clock_gating()
H A Dvcn_v4_0_3.c646 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v4_0_3_disable_clock_gating()
H A Dvcn_v1_0.c574 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_0.c600 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v2_5.c690 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v2_5_disable_clock_gating()
H A Dvcn_v4_0.c782 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v4_0_disable_clock_gating()
H A Dvcn_v3_0.c808 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v3_0_disable_clock_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h229 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Duvd_5_0_sh_mask.h729 #define UVD_SUVD_CGC_GATE__SCM_MASK 0x8 macro
H A Duvd_6_0_sh_mask.h731 #define UVD_SUVD_CGC_GATE__SCM_MASK 0x8 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h457 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Dvcn_2_5_sh_mask.h2086 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Dvcn_2_0_0_sh_mask.h3212 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Dvcn_2_6_0_sh_mask.h3757 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Dvcn_3_0_0_sh_mask.h2822 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Dvcn_5_0_0_sh_mask.h1144 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Dvcn_4_0_5_sh_mask.h1335 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Dvcn_4_0_0_sh_mask.h1339 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
H A Dvcn_4_0_3_sh_mask.h1339 #define UVD_SUVD_CGC_GATE__SCM_MASK macro