Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__IDCT_MODE_MASK (Results 1 – 24 of 24) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h456 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Duvd_3_1_sh_mask.h251 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x800000 macro
H A Duvd_4_2_sh_mask.h251 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x800000 macro
H A Duvd_4_0_sh_mask.h38 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x00800000L macro
H A Duvd_5_0_sh_mask.h273 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x800000 macro
H A Duvd_6_0_sh_mask.h275 #define UVD_CGC_CTRL__IDCT_MODE_MASK 0x800000 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v4_0_5.c695 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v4_0_5_disable_clock_gating()
780 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v4_0_5_disable_clock_gating_dpg_mode()
838 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v4_0_5_enable_clock_gating()
H A Dvcn_v1_0.c559 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v1_0_disable_clock_gating()
659 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v1_0_enable_clock_gating()
717 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v1_0_clock_gating_dpg_mode()
H A Dvcn_v2_0.c585 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v2_0_disable_clock_gating()
661 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v2_0_clock_gating_dpg_mode()
722 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Duvd_v5_0.c707 UVD_CGC_CTRL__IDCT_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
H A Dvcn_v2_5.c675 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v2_5_disable_clock_gating()
752 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v2_5_clock_gating_dpg_mode()
814 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v2_5_enable_clock_gating()
H A Dvcn_v4_0.c768 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v4_0_disable_clock_gating()
853 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v4_0_disable_clock_gating_dpg_mode()
911 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v4_0_enable_clock_gating()
H A Dvcn_v3_0.c794 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v3_0_disable_clock_gating()
893 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v3_0_clock_gating_dpg_mode()
952 | UVD_CGC_CTRL__IDCT_MODE_MASK in vcn_v3_0_enable_clock_gating()
H A Duvd_v6_0.c1364 UVD_CGC_CTRL__IDCT_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
H A Dvcn_v4_0_3.c706 UVD_CGC_CTRL__IDCT_MODE_MASK | in vcn_v4_0_3_disable_clock_gating_dpg_mode()
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h949 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Dvcn_2_5_sh_mask.h2017 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1968 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3688 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2747 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Dvcn_5_0_0_sh_mask.h125 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Dvcn_4_0_5_sh_mask.h121 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Dvcn_4_0_0_sh_mask.h125 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro
H A Dvcn_4_0_3_sh_mask.h125 #define UVD_CGC_CTRL__IDCT_MODE_MASK … macro