Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK (Results 1 – 25 of 27) sorted by relevance

12

/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v5_0.c692 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
779 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v5_0_enable_mgcg()
788 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v5_0_enable_mgcg()
856 if (data & UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK) in uvd_v5_0_get_clockgating_state()
H A Duvd_v4_2.c620 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v4_2_enable_mgcg()
629 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v4_2_enable_mgcg()
644 tmp |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK | in uvd_v4_2_set_dcm()
H A Duvd_v3_1.c215 tmp |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK | in uvd_v3_1_set_dcm()
606 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v3_1_enable_mgcg()
615 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v3_1_enable_mgcg()
H A Duvd_v6_0.c1349 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
1439 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v6_0_enable_mgcg()
1448 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in uvd_v6_0_enable_mgcg()
1521 if (data & UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK) in uvd_v6_0_get_clockgating_state()
H A Duvd_v7_0.c868 ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK, 0); in uvd_v7_0_sriov_start()
981 ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK); in uvd_v7_0_start()
1631 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK |
H A Dvcn_v4_0_5.c654 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v4_0_5_disable_clock_gating()
H A Dvcn_v4_0_3.c577 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v4_0_3_disable_clock_gating()
H A Dvcn_v2_0.c546 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v2_0_disable_clock_gating()
H A Dvcn_v4_0.c718 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v4_0_disable_clock_gating()
H A Dvcn_v1_0.c517 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_5.c633 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v2_5_disable_clock_gating()
H A Dvcn_v3_0.c752 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK; in vcn_v3_0_disable_clock_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h441 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK macro
H A Duvd_3_1_sh_mask.h221 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x1 macro
H A Duvd_4_2_sh_mask.h221 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x1 macro
H A Duvd_4_0_sh_mask.h36 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x00000001L macro
H A Duvd_5_0_sh_mask.h241 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x1 macro
H A Duvd_6_0_sh_mask.h243 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x1 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h934 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h2002 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h1953 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK macro
H A Dvcn_2_6_0_sh_mask.h3673 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK macro
H A Dvcn_3_0_0_sh_mask.h2732 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK macro
H A Dvcn_5_0_0_sh_mask.h110 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK macro
H A Dvcn_4_0_5_sh_mask.h106 #define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK macro

12