Home
last modified time | relevance | path

Searched refs:UNORD_DISPATCH (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/radeon/
H A Dcikd.h1526 #define UNORD_DISPATCH (1 << 28) macro
H A Dcik.c4670 ~(UNORD_DISPATCH | ROQ_PQ_IB_FLIP | PQ_VOLATILE); in cik_cp_compute_resume()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v12_0.c1072 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 1); in mes_v12_0_mqd_init()
H A Dmes_v11_0.c1145 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 1); in mes_v11_0_mqd_init()
H A Dgfx_v12_0.c3079 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 1); in gfx_v12_0_compute_mqd_init()
H A Dgfx_v8_0.c4467 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 0); in gfx_v8_0_mqd_init()
H A Dgfx_v11_0.c4171 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 1); in gfx_v11_0_compute_mqd_init()
H A Dgfx_v9_0.c3595 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 0); in gfx_v9_0_mqd_init()
H A Dgfx_v10_0.c6866 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 1); in gfx_v10_0_compute_mqd_init()