Home
last modified time | relevance | path

Searched refs:UART4 (Results 1 – 16 of 16) sorted by relevance

/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mm-phygate-tauri-l-rs232-rs232.dtso38 /* UART4 - RS232 */
H A Dimx8mm-phygate-tauri-l-rs232-rs485.dtso39 /* UART4 - RS485 */
H A Dimx8mm-data-modul-edm-sbc.dts978 /* UART4 is reserved for CM and RDC blocks CA access to UART4. */
/linux/include/dt-bindings/clock/
H A Dstm32mp1-clks.h33 #define UART4 20 macro
/linux/arch/arm/boot/dts/nvidia/
H A Dtegra30-apalis-eval.dts77 /* Apalis UART4 */
H A Dtegra124-apalis-eval.dts70 /* Apalis UART4 */
H A Dtegra124-apalis-v1.2-eval.dts71 /* Apalis UART4 */
H A Dtegra30-apalis-v1.1-eval.dts78 /* Apalis UART4 */
H A Dtegra30-apalis.dtsi542 /* Apalis UART4 */
H A Dtegra30-apalis-v1.1.dtsi543 /* Apalis UART4 */
H A Dtegra124-apalis-v1.2.dtsi690 /* Apalis UART4 */
H A Dtegra124-apalis.dtsi687 /* Apalis UART4 */
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6ull-phytec-tauri.dtsi253 /* UART4 * RS485 */
/linux/drivers/clk/nxp/
H A Dclk-lpc32xx.c257 LPC32XX_CLK_DEFINE(UART4, "uart4", CLK_GET_RATE_NOCACHE,
1300 LPC32XX_DEFINE_COMPOSITE(UART4, UART4_MUX, UART4_DIV, UART4_GATE),
/linux/arch/arm/boot/dts/st/
H A Dstm32f429.dtsi329 clocks = <&rcc 0 STM32F4_APB1_CLOCK(UART4)>;
/linux/drivers/clk/stm32/
H A Dclk-stm32mp1.c1901 PCLK(UART4, "uart4", "pclk1", 0, G_UART4),