Home
last modified time | relevance | path

Searched refs:SUN8I_HDMI_PHY_PLL_CFG1_REG (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/sun4i/
H A Dsun8i_hdmi_phy.c347 regmap_update_bits(phy->regs, SUN8I_HDMI_PHY_PLL_CFG1_REG, in sun8i_h3_hdmi_phy_config()
356 regmap_update_bits(phy->regs, SUN8I_HDMI_PHY_PLL_CFG1_REG, in sun8i_h3_hdmi_phy_config()
367 regmap_update_bits(phy->regs, SUN8I_HDMI_PHY_PLL_CFG1_REG, in sun8i_h3_hdmi_phy_config()
372 regmap_update_bits(phy->regs, SUN8I_HDMI_PHY_PLL_CFG1_REG, in sun8i_h3_hdmi_phy_config()
391 regmap_write(phy->regs, SUN8I_HDMI_PHY_PLL_CFG1_REG, 0); in sun8i_h3_hdmi_phy_disable()
507 regmap_update_bits(phy->regs, SUN8I_HDMI_PHY_PLL_CFG1_REG, in sun8i_hdmi_phy_init_h3()
H A Dsun8i_hdmi_phy_clk.c113 regmap_read(priv->phy->regs, SUN8I_HDMI_PHY_PLL_CFG1_REG, &reg); in sun8i_phy_clk_get_parent()
127 regmap_update_bits(priv->phy->regs, SUN8I_HDMI_PHY_PLL_CFG1_REG, in sun8i_phy_clk_set_parent()
H A Dsun8i_dw_hdmi.h96 #define SUN8I_HDMI_PHY_PLL_CFG1_REG 0x002c macro