Searched refs:SSE (Results 1 – 7 of 7) sorted by relevance
| /linux/drivers/scsi/aic7xxx/ |
| H A D | aic7xxx_pci.c | 591 #define SSE 0x40 macro 1942 if (status1 & SSE) { in ahc_pci_intr() 1963 if ((status1 & (DPE|SSE|RMA|RTA|STA|DPR)) == 0) { in ahc_pci_intr()
|
| H A D | aic79xx.reg | 1144 field SSE 0x40 1162 field SSE 0x40 1179 field SSE 0x40 1195 field SSE 0x40 1212 field SSE 0x40 1227 field SSE 0x40 1244 field SSE 0x40
|
| H A D | aic79xx_pci.c | 730 #define SSE 0x40 macro
|
| H A D | aic79xx_reg.h_shipped | 1309 #define SSE 0x40
|
| /linux/lib/crypto/x86/ |
| H A D | chacha-ssse3-x86_64.S | 231 # the state matrix in SSE registers four times. As we need some scratch 236 # which allows us to do XOR in SSE registers. 8/16-bit word rotation is
|
| /linux/tools/arch/x86/kcpuid/ |
| H A D | cpuid.csv | 87 0x1, 0, edx, 25, sse , SSE instructions 347 0xd, 0, eax, 1, xcr0_sse , XCR0.SSE 674 0x80000001, 0, ecx, 7, misalignsse , Misaligned SSE mode 897 0x8000001a, 0, eax, 1, movu_preferred , SSE: MOVU* better than MOVL*/MOVH* 898 0x8000001a, 0, eax, 2, fp_256 , internal FP/SSE exec data path is 256-bits wide
|
| /linux/ |
| H A D | CREDITS | 1841 D: Pentium III FXSR, SSE support
|