Home
last modified time | relevance | path

Searched refs:SCR (Results 1 – 19 of 19) sorted by relevance

/linux/Documentation/arch/s390/
H A Dconfig3270.sh22 SCR=$ROOT/tmp/mkdev3270
23 SCRTMP=$SCR.a
37 echo "#!/bin/sh" > $SCR || exit 1
38 echo " " >> $SCR
39 echo "# Script built by /sbin/config3270" >> $SCR
41 echo rm -rf "$D/$SUBD/*" >> $SCR
46 echo mkdir -p $D/$SUBD >> $SCR
56 echo mknod $D/$TUB c $fsmaj 0 >> $SCR
57 echo chmod 666 $D/$TUB >> $SCR
61 echo mknod $D/$TUB$devno c $fsmaj $min >> $SCR
[all …]
/linux/drivers/net/wan/
H A Dhdlc_ppp.c86 enum {INV = 0x10, IRC = 0x20, ZRC = 0x40, SCR = 0x80, SCA = 0x100, enumerator
280 {IRC|SCR|3, INV , INV , INV , INV , INV , INV }, /* START */
282 { INV , INV ,STR|2, SCR|3 ,SCR|3, SCR|5 , INV }, /* TO+ */
284 { STA|0 ,IRC|SCR|SCA|5, 2 , SCA|5 ,SCA|6, SCA|5 ,SCR|SCA|5}, /* RCR+ */
285 { STA|0 ,IRC|SCR|SCN|3, 2 , SCN|3 ,SCN|4, SCN|3 ,SCR|SCN|3}, /* RCR- */
286 { STA|0 , STA|1 , 2 , IRC|4 ,SCR|3, 6 , SCR|3 }, /* RCA */
287 { STA|0 , STA|1 , 2 ,IRC|SCR|3,SCR|3,IRC|SCR|5, SCR|3 }, /* RCN */
289 { 0 , 1 , 1 , 3 , 3 , 5 , SCR|3 }, /* RTA */
318 if (action & (SCR | STR)) /* set Configure-Req/Terminate-Req timer */ in ppp_cp_event()
327 if (action & SCR) /* send Configure-Request */ in ppp_cp_event()
/linux/drivers/net/hamradio/
H A Dbaycom_ser_hdx.c87 #define SCR(iobase) (iobase+7) macro
444 outb(0x5a, SCR(iobase)); in ser12_check_uart()
445 b1 = inb(SCR(iobase)); in ser12_check_uart()
446 outb(0xa5, SCR(iobase)); in ser12_check_uart()
447 b2 = inb(SCR(iobase)); in ser12_check_uart()
H A Dyam.c158 #define SCR(iobase) (iobase+7) macro
515 outb(0x5a, SCR(iobase)); in yam_check_uart()
516 b1 = inb(SCR(iobase)); in yam_check_uart()
517 outb(0xa5, SCR(iobase)); in yam_check_uart()
518 b2 = inb(SCR(iobase)); in yam_check_uart()
/linux/Documentation/userspace-api/media/v4l/
H A Dmetafmt-uvc.rst26 SCR field or with that field identical to the previous header), or generally to
51 - The rest of the header, possibly including UVC PTS and SCR fields
/linux/arch/m68k/68000/
H A Ddragen2.c45 SCR = 0x10; /* allow user access to internal registers */ in init_dragen2()
/linux/drivers/clk/meson/
H A Dgxbb.h17 #define SCR 0x2C /* 0x0b offset in data sheet */ macro
/linux/Documentation/driver-api/mmc/
H A Dmmc-tools.rst37 - Print and parse SCR data.
/linux/drivers/tty/
H A Dsynclink_gt.c371 #define SCR 0x8c /* serial control */ macro
397 wr_reg16((info), SCR, (unsigned short)(rd_reg16((info), SCR) | (mask)))
399 wr_reg16((info), SCR, (unsigned short)(rd_reg16((info), SCR) & ~(mask)))
2685 unsigned short val = rd_reg16(info, SCR); in wait_mgsl_event()
2687 wr_reg16(info, SCR, (unsigned short)(val | IRQ_RXIDLE)); in wait_mgsl_event()
2750 wr_reg16(info, SCR, in wait_mgsl_event()
2751 (unsigned short)(rd_reg16(info, SCR) & ~IRQ_RXIDLE)); in wait_mgsl_event()
3804 wr_reg16(info, SCR, (unsigned short)(rd_reg16(info, SCR) | BIT2)); in enable_loopback()
3886 wr_reg16(info, SCR, (unsigned short)(rd_reg16(info, SCR) & ~BIT14)); in rx_start()
3894 wr_reg16(info, SCR, (unsigned short)(rd_reg16(info, SCR) | BIT14)); in rx_start()
[all …]
/linux/drivers/gpu/drm/stm/
H A Dlvds.c179 u32 SCR; /* Serial Control Register */ member
209 .SCR = 0x20,
235 .SCR = 0x20,
370 lvds_set(lvds, phy->base + phy->ofs.SCR, PHY_SCR_TX_EN); in lvds_pll_enable()
/linux/arch/m68k/include/asm/
H A DMC68EZ328.h35 #define SCR BYTE_REF(SCR_ADDR) macro
H A DMC68VZ328.h37 #define SCR BYTE_REF(SCR_ADDR) macro
H A DMC68328.h34 #define SCR BYTE_REF(SCR_ADDR) macro
/linux/drivers/video/fbdev/
H A Dimsttfb.c86 SCR = 35, /* 0x8C */ enumerator
740 write_reg_le32(par->dc_regs, SCR, scr); in set_imstt_regvals()
/linux/drivers/scsi/lpfc/
H A Dlpfc_hw.h918 } SCR; typedef
1075 SCR scr; /* Payload for SCR/ACC */
H A Dlpfc_els.c3456 cmdsize = (sizeof(uint32_t) + sizeof(SCR)); in lpfc_issue_els_scr()
3487 memset(pcmd, 0, sizeof(SCR)); in lpfc_issue_els_scr()
3488 ((SCR *) pcmd)->Function = SCR_FUNC_FULL; in lpfc_issue_els_scr()
/linux/Documentation/driver-api/media/drivers/
H A Dcx2341x-devel.rst2173 1=set initial SCR value when starting encoding (works).
2599 SCR bits 0:31 by display order
2604 SCR bit 32 by display order
/linux/Documentation/admin-guide/media/
H A Dvivid.rst591 The Metadata capture generates UVC format metadata. The PTS and SCR are
1133 - Generate SCR
/linux/Documentation/driver-api/
H A Dlibata.rst924 with the standard SCR Control register. As such, it's usually easier