Home
last modified time | relevance | path

Searched refs:R_UPD_CLK_ADC (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/net/wireless/realtek/rtw89/
H A Drtw8852a_rfk.c1033 rtw89_phy_write32_set(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON); in _iqk_rxclk_setting()
1034 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x1); in _iqk_rxclk_setting()
1041 rtw89_phy_write32_set(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON); in _iqk_rxclk_setting()
1042 rtw89_phy_write32_clr(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL); in _iqk_rxclk_setting()
H A Drtw8852b_rfk.c995 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON, 0x1); in _iqk_rxclk_setting()
996 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x1); in _iqk_rxclk_setting()
1011 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON, 0x1); in _iqk_rxclk_setting()
1012 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x0); in _iqk_rxclk_setting()
H A Drtw8852b_common.c1014 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8852bx_ctrl_cck_en()
1017 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8852bx_ctrl_cck_en()
H A Drtw8851b.c1343 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8851b_ctrl_cck_en()
1348 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8851b_ctrl_cck_en()
H A Drtw8852c.c1854 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8852c_set_channel_bb()
1859 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8852c_set_channel_bb()
H A Drtw8922a.c2168 rtw89_phy_write32_idx(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1, phy_idx); in rtw8922a_ctrl_cck_en()
2173 rtw89_phy_write32_idx(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0, phy_idx); in rtw8922a_ctrl_cck_en()
H A Dreg.h8886 #define R_UPD_CLK_ADC 0x0700 macro