RX (reference) in projects: linux - OpenGrok search results

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched refs:RX (Results 1 – 25 of 255) sorted by relevance

12 3 4 5 6 7 8 9 10 11

/linux/arch/arc/lib/
H A D	memcpy-archs.S	9 # define SHIFT_1(RX,RY,IMM) asl RX, RY, IMM ; << argument 10 # define SHIFT_2(RX,RY,IMM) lsr RX, RY, IMM ; >> argument 11 # define MERGE_1(RX,RY,IMM) asl RX, RY, IMM argument 12 # define MERGE_2(RX,RY,IMM) argument 13 # define EXTRACT_1(RX,RY,IMM) and RX, RY, 0xFFFF argument 14 # define EXTRACT_2(RX,RY,IMM) lsr RX, RY, IMM argument 16 # define SHIFT_1(RX,RY,IMM) lsr RX, RY, IMM ; >> argument 17 # define SHIFT_2(RX,RY,IMM) asl RX, RY, IMM ; << argument 18 # define MERGE_1(RX,RY,IMM) asl RX, RY, IMM ; << argument 19 # define MERGE_2(RX,RY,IMM) asl RX, RY, IMM ; << argument [all …]
H A D	memcpy-archs-unaligned.S	`12 # define LOADX(DST,RX) ldd.ab DST, [RX, 8] argument 13 # define STOREX(SRC,RX) std.ab SRC, [RX, 8] argument 17 # define LOADX(DST,RX) ld.ab DST, [RX, 4] argument 18 # define STOREX(SRC,RX) st.ab SRC, [RX, 4] argument`
/linux/Documentation/gpu/amdgpu/
H A D	dgpu-asic-info-table.csv	12 Radeon RX 470 /480 /570 /580 /590 Series - AMD Radeon (TM) (Pro WX) 5100 /E9390 /E9560 /E9565 /V735… 13 Radeon (TM) (RX\|Pro WX) E9260 /460 /V5300X /550 /560(X) Series, POLARIS11, DCE 11.2, 8, VCE 3.4 / U… 14 Radeon (RX/Pro) 500 /540(X) /550 /640 /WX2100 /WX3100 /WX200 Series, POLARIS12, DCE 11.2, 8, VCE 3.… 15 Radeon (RX\|TM) (PRO\|WX) Vega /MI25 /V320 /V340L /8200 /9100 /SSG MxGPU, VEGA10, DCE 12, 9.0.1, VCE … 20 AMD Radeon (RX\|Pro) 5600(M\|XT) /5700 (M\|XT\|XTB) /W5700, NAVI10, DCN 2.0.0, 10.1.10, VCN 2.0.0, 5.0.0 22 AMD Radeon RX 6800(XT) /6900(XT) /W6800, SIENNA_CICHLID, DCN 3.0.0, 10.3.0, VCN 3.0.0, 5.2.0 23 AMD Radeon RX 6700 XT / 6800M / 6700M, NAVY_FLOUNDER, DCN 3.0.0, 10.3.2, VCN 3.0.0, 5.2.2 24 AMD Radeon RX 6600(XT) /6600M /W6600 /W6600M, DIMGREY_CAVEFISH, DCN 3.0.2, 10.3.4, VCN 3.0.16, 5.2.4 25 AMD Radeon RX 6500M /6300M /W6500M /W6300M, BEIGE_GOBY, DCN 3.0.3, 10.3.5, VCN 3.0.33, 5.2.5 26 AMD Radeon RX 7900 XT /XTX, , DCN 3.2.0, 11.0.0, VCN 4.0.0, 6.0.0 [all …]
/linux/Documentation/devicetree/bindings/net/
H A D	micrel-ksz90x1.txt	49 - rxdv-skew-ps : Skew control of RX CTL pad 52 - rxd0-skew-ps : Skew control of RX data 0 pad 53 - rxd1-skew-ps : Skew control of RX data 1 pad 54 - rxd2-skew-ps : Skew control of RX data 2 pad 55 - rxd3-skew-ps : Skew control of RX data 3 pad 137 - rxc-skew-ps : Skew control of RX clock pad 142 - rxdv-skew-ps : Skew control of RX CTL pad 144 - rxd0-skew-ps : Skew control of RX data 0 pad 145 - rxd1-skew-ps : Skew control of RX data 1 pad 146 - rxd2-skew-ps : Skew control of RX data 2 pad [all …]
/linux/drivers/spi/
H A D	spi-loopback-test.c	`97 .rx_buf = RX(0), 111 .rx_buf = RX(PAGE_SIZE - 4), 135 .rx_buf = RX(0), 202 .rx_buf = RX(0), 219 .rx_buf = RX(0), 236 .rx_buf = RX(0), 250 .rx_buf = RX(0), 257 .rx_buf = RX(SPI_TEST_MAX_SIZE_HALF), 272 .rx_buf = RX(1024), 278 .rx_buf = RX(0), [all …]`
/linux/arch/x86/crypto/
H A D	cast6-avx-x86_64-asm_64.S	`47 #define RX %xmm8 macro 130 F_head(b1, RX, RGI1, RGI2, op0); \ 131 F_head(b2, RX, RGI3, RGI4, op0); \ 133 F_tail(b1, RX, RGI1, RGI2, op1, op2, op3); \ 136 vpxor a1, RX, a1; \ 269 inpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM); 270 inpack_blocks(RA2, RB2, RC2, RD2, RTMP, RX, RKRF, RKM); 293 outunpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM); 294 outunpack_blocks(RA2, RB2, RC2, RD2, RTMP, RX, RKRF, RKM); 317 inpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM); [all …]`
/linux/Documentation/networking/device_drivers/can/freescale/
H A D	flexcan.rst	`13 For most flexcan IP cores the driver supports 2 RX modes: 20 configured for RX-FIFO mode. 22 The RX FIFO mode uses a hardware FIFO with a depth of 6 CAN frames, 40 more performant "RX mailbox" mode and will use "RX FIFO" mode 47 This mode activates the "RX mailbox mode" for better performance, on`
/linux/Documentation/networking/device_drivers/ethernet/toshiba/
H A D	spider_net.rst	18 The Structure of the RX Ring. 20 The receive (RX) ring is a circular linked list of RX descriptors, 36 spidernet device driver) allocates a set of RX descriptors and RX 47 flowing RX traffic, every descr behind it should be marked "full", 55 and advance the tail pointer. Thus, when there is flowing RX traffic, 57 all of those behind it should be "not-in-use". When RX traffic is not 68 is flowing RX traffic, everything in front of the head pointer should 70 RX traffic is flowing, then the head pointer can catch up to the tail 113 The RX RAM full bug/feature 116 As long as the OS can empty out the RX buffers at a rate faster than [all …]
/linux/Documentation/networking/
H A D	mac80211-auth-assoc-deauth.txt	`32 driver->mac80211: RX probe response 36 driver->mac80211: RX auth frame 40 driver->mac80211: RX auth frame 44 mac80211->userspace: RX auth frame 60 driver->mac80211: RX assoc response`
H A D	tls.rst	212 `An example <https://github.com/ktls/af_ktls-tool/commits/RX>`_ 262 number of TX and RX sessions currently installed where host handles 266 number of TX and RX sessions currently installed where NIC handles 270 number of TX and RX sessions opened with host cryptography 273 number of TX and RX sessions opened with NIC cryptography 279 number of RX resyncs sent to NICs handling cryptography 282 number of RX records which had to be re-decrypted due to 287 number of data RX records which had to be re-decrypted due to
H A D	devmem.rst	`73 the RX path of this API. 85 an RX queue bound to devmem. 96 Configure RSS to steer all traffic away from the target RX queue (queue 15 in 102 The user must bind a dmabuf to any number of RX queues on a given NIC using 105 /* Bind dmabuf to NIC RX queue 15 */ 141 The socket must be flow steered to the dmabuf bound RX queue:: 211 regular TCP data that landed on an RX queue not bound to a dmabuf. 225 Failure to do so will exhaust the limited dmabuf that is bound to the RX queue`
H A D	generic-hdlc.rst	`71 - both RX clock and TX clock external 73 - both RX clock and TX clock internal 75 - RX clock external, TX clock internal 77 - RX clock external, TX clock derived from RX clock`
/linux/Documentation/devicetree/bindings/sound/
H A D	nvidia,tegra30-ahub.txt	`59 For RX CIFs, the numbers indicate the register number within AHUB routing 60 register space (APBIF 0..3 RX, I2S 0..5 RX, DAM 0..2 RX 0..1, SPDIF RX 0..1).`
/linux/Documentation/networking/device_drivers/ethernet/google/
H A D	gve.rst	33 - Bar2 - IRQ, RX and TX doorbells 147 - Every TX and RX queue is assigned a notification block. 149 - TX and RX buffers queues, which send descriptors to the device, use MMIO 152 - RX and TX completion queues, which receive descriptors from the device, use a 159 - It's the driver's responsibility to ensure that the RX and TX completion 163 - TX packets have a 16 bit completion_tag and RX buffers have a 16 bit 164 buffer_id. These will be returned on the TX completion and RX queues 174 The driver posts fixed sized buffers to HW on the RX buffer queue. The packet 175 received on the associated RX queue may span multiple descriptors.
/linux/sound/soc/fsl/
H A D	imx-audio-rpmsg.c	`49 spin_lock_irqsave(&info->lock[RX], flags); in imx_audio_rpmsg_cb() 54 spin_unlock_irqrestore(&info->lock[RX], flags); in imx_audio_rpmsg_cb() 55 info->callback[RX](info->callback_param[RX]); in imx_audio_rpmsg_cb()`
H A D	fsl_ssi.c	56 #define RX 0 macro 407 int dir = tx ? TX : RX; in fsl_ssi_config_enable() 427 srcr = vals[RX].srcr \| vals[TX].srcr; in fsl_ssi_config_enable() 428 stcr = vals[RX].stcr \| vals[TX].stcr; in fsl_ssi_config_enable() 429 sier = vals[RX].sier \| vals[TX].sier; in fsl_ssi_config_enable() 511 int adir = tx ? RX : TX; in fsl_ssi_config_disable() 512 int dir = tx ? TX : RX; in fsl_ssi_config_disable() 590 vals[RX].sier = SSI_SIER_RFF0_EN \| FSLSSI_SIER_DBG_RX_FLAGS; in fsl_ssi_setup_regvals() 591 vals[RX].srcr = SSI_SRCR_RFEN0; in fsl_ssi_setup_regvals() 592 vals[RX].scr = SSI_SCR_SSIEN \| SSI_SCR_RE; in fsl_ssi_setup_regvals() [all …]
/linux/Documentation/networking/device_drivers/ethernet/amazon/
H A D	ena.rst	210 .. _`RX copybreak`: 212 RX copybreak 219 This option controls the maximum packet length for which the RX 221 than RX copybreak bytes is received, it is copied into a new memory 222 buffer and the RX descriptor is returned to HW. 334 Dynamic RX Buffers (DRB) 337 Each RX descriptor in the RX ring is a single memory page (which is either 4KB 340 packets, the driver tries to reuse the remaining RX descriptor's space if more 347 1. Driver allocates page-sized RX buffer and passes it to hardware 349 \|4KB RX Buffer \| [all …]
/linux/Documentation/admin-guide/perf/
H A D	dwc_pcie_pmu.rst	`17 - one 64-bit counter for Time Based Analysis (RX/TX data throughput and 27 Using this feature you can obtain information regarding RX/TX data 76 Example usage of counting PCIe RX TLP data payload (Units of bytes):: 80 The average RX/TX bandwidth can be calculated using the following formula: 82 PCIe RX Bandwidth = Rx_PCIe_TLP_Data_Payload / Measure_Time_Window`
/linux/arch/arm64/boot/dts/amlogic/
H A D	meson-gxbb-nanopi-k2.dts	`240 gpio-line-names = "UART TX", "UART RX", "Power Control", "Power Key In", 251 "Eth MDIO", "Eth MDC", "Eth RGMII RX Clk", 252 "Eth RX DV", "Eth RX D0", "Eth RX D1", "Eth RX D2", 253 "Eth RX D3", "Eth RGMII TX Clk", "Eth TX En", 289 "Bluetooth UART TX", "Bluetooth UART RX",`
H A D	meson-gxbb-odroidc2.dts	`283 gpio-line-names = "UART TX", "UART RX", "VCCK En", "TF 3V3/1V8 En", 294 "Eth MDIO", "Eth MDC", "Eth RGMII RX Clk", 295 "Eth RX DV", "Eth RX D0", "Eth RX D1", "Eth RX D2", 296 "Eth RX D3", "Eth RGMII TX Clk", "Eth TX En",`
/linux/sound/soc/tegra/
H A D	tegra210_ahub.c	`122 DAI(SFC1 RX), 124 DAI(SFC2 RX), 126 DAI(SFC3 RX), 128 DAI(SFC4 RX), 131 DAI(MVC1 RX), 133 DAI(MVC2 RX), 174 DAI(OPE1 RX), 176 DAI(OPE2 RX), 217 DAI(SFC1 RX), 219 DAI(SFC2 RX), [all …]`
/linux/Documentation/networking/device_drivers/ethernet/stmicro/
H A D	stmmac.rst	78 - Programmable TX and RX Watchdog and Coalesce Settings 84 - Frame Preemption for TX and RX 88 RX: WRR, SP) 89 - Flexible RX Parser 166 This parameter changes the default RX DMA packet buffer size. 218 the reception on chips older than the 3.50. New chips have an HW RX Watchdog 380 9) Core is able to perform TX Checksum and/or RX Checksum in HW:: 400 15) Force to disable the RX Watchdog feature and switch to NAPI mode:: 414 20) Limit the maximum TX and RX FIFO size:: 419 21) Use the specified number of TX and RX Queues:: [all …]
/linux/Documentation/networking/device_drivers/ethernet/aquantia/
H A D	atlantic.rst	193 ITR mode, TX/RX coalescing timings could be viewed with:: 256 RX flow rules (ntuple filters) 269 To enable or disable the RX flow rules:: 353 appropriate queue. RX filters is supported on all kernels 2.6.30 and later. 360 RX Flow L3/L4 rule may be used. 420 0xFFFF Auto throttling mode. Driver will choose the best RX and TX 434 aq_itr_rx - RX interrupt throttle rate 441 RX side throttling in microseconds. Adapter will setup maximum interrupt delay 459 RX page order override. That's a power of 2 number of RX pages allocated for 470 RX refill threshold. RX path will not refill freed descriptors until the
/linux/arch/arm/boot/dts/ti/omap/
H A D	omap2430.dtsi	`181 <60>, /* RX interrupt / 182 <61>; / RX overflow interrupt / 198 <63>; / RX interrupt / 214 <90>; / RX interrupt / 230 <55>; / RX interrupt / 246 <82>; / RX interrupt */`
/linux/arch/arm/boot/dts/nxp/imx/
H A D	imx6ull-dhcom-drc02.dts	`23 * The signals for CAN2 TX and RX are routed to the DHCOM UART1 RTS/CTS pins. 55 * GPIO line, however the i.MX6ULL UART driver assumes RX happens 57 * line. Hence, the RX is always enabled here.`

12 3 4 5 6 7 8 9 10 11