Home
last modified time | relevance | path

Searched refs:R2 (Results 1 – 25 of 77) sorted by relevance

1234

/linux/lib/crypto/
H A Dsm3.c54 #define R2(a, b, c, d, e, f, g, h, t, w1, w2) \ macro
105 R2(a, b, c, d, e, f, g, h, K[16], W1(16), W2(20)); in sm3_transform()
106 R2(d, a, b, c, h, e, f, g, K[17], W1(17), W2(21)); in sm3_transform()
107 R2(c, d, a, b, g, h, e, f, K[18], W1(18), W2(22)); in sm3_transform()
108 R2(b, c, d, a, f, g, h, e, K[19], W1(19), W2(23)); in sm3_transform()
109 R2(a, b, c, d, e, f, g, h, K[20], W1(20), W2(24)); in sm3_transform()
110 R2(d, a, b, c, h, e, f, g, K[21], W1(21), W2(25)); in sm3_transform()
111 R2(c, d, a, b, g, h, e, f, K[22], W1(22), W2(26)); in sm3_transform()
112 R2(b, c, d, a, f, g, h, e, K[23], W1(23), W2(27)); in sm3_transform()
113 R2(a, b, c, d, e, f, g, h, K[24], W1(24), W2(28)); in sm3_transform()
[all …]
/linux/arch/x86/crypto/
H A Dtwofish-i586-asm_32.S231 encrypt_round(R0,R1,R2,R3,0);
232 encrypt_round(R2,R3,R0,R1,8);
233 encrypt_round(R0,R1,R2,R3,2*8);
234 encrypt_round(R2,R3,R0,R1,3*8);
235 encrypt_round(R0,R1,R2,R3,4*8);
236 encrypt_round(R2,R3,R0,R1,5*8);
237 encrypt_round(R0,R1,R2,R3,6*8);
238 encrypt_round(R2,R3,R0,R1,7*8);
239 encrypt_round(R0,R1,R2,R3,8*8);
240 encrypt_round(R2,R3,R0,R1,9*8);
[all …]
H A Dsm3-avx-asm_64.S218 #define R2(a, b, c, d, e, f, g, h, round, widx, wtype) \ macro
397 R2(a, b, c, d, e, f, g, h, 16, 1, XW); SCHED_W_1(21, W3, W4, W5, W0, W1, W2);
398 R2(d, a, b, c, h, e, f, g, 17, 2, XW); SCHED_W_2(21, W3, W4, W5, W0, W1, W2);
401 R2(c, d, a, b, g, h, e, f, 18, 0, XW); SCHED_W_0(24, W4, W5, W0, W1, W2, W3);
402 R2(b, c, d, a, f, g, h, e, 19, 1, XW); SCHED_W_1(24, W4, W5, W0, W1, W2, W3);
403 R2(a, b, c, d, e, f, g, h, 20, 2, XW); SCHED_W_2(24, W4, W5, W0, W1, W2, W3);
406 R2(d, a, b, c, h, e, f, g, 21, 0, XW); SCHED_W_0(27, W5, W0, W1, W2, W3, W4);
407 R2(c, d, a, b, g, h, e, f, 22, 1, XW); SCHED_W_1(27, W5, W0, W1, W2, W3, W4);
408 R2(b, c, d, a, f, g, h, e, 23, 2, XW); SCHED_W_2(27, W5, W0, W1, W2, W3, W4);
411 R2(a, b, c, d, e, f, g, h, 24, 0, XW); SCHED_W_0(30, W0, W1, W2, W3, W4, W5);
[all …]
/linux/lib/
H A Dtest_bpf.c41 #define R2 BPF_REG_2 macro
645 insn[i++] = BPF_ALU64_IMM(BPF_MOV, R2, imm); in __bpf_fill_alu_shift()
650 insn[i++] = BPF_ALU32_REG(op, R1, R2); in __bpf_fill_alu_shift()
662 insn[i++] = BPF_ALU64_REG(op, R1, R2); in __bpf_fill_alu_shift()
782 i += __bpf_ld_imm64(&insn[i], R2, res); in __bpf_fill_alu_shift_same_reg()
785 insn[i++] = BPF_JMP_REG(BPF_JEQ, R1, R2, 1); in __bpf_fill_alu_shift_same_reg()
990 i += __bpf_ld_imm64(&insns[i], R2, src); in __bpf_emit_alu64_reg()
992 insns[i++] = BPF_ALU64_REG(op, R1, R2); in __bpf_emit_alu64_reg()
1012 i += __bpf_ld_imm64(&insns[i], R2, src); in __bpf_emit_alu32_reg()
1014 insns[i++] = BPF_ALU32_REG(op, R1, R2); in __bpf_emit_alu32_reg()
[all …]
/linux/lib/crypto/arm/
H A Dpoly1305-armv4.pl493 my ($R0,$R1,$S1,$R2,$S2,$R3,$S3,$R4,$S4) = map("d$_",(0..9));
533 vdup.32 $R2,r4
554 vmull.u32 $D2,$R2,${R0}[1]
561 vmlal.u32 $D3,$R2,${R1}[1]
566 vmlal.u32 $D3,$R1,${R2}[1]
567 vmlal.u32 $D2,$R0,${R2}[1]
568 vmlal.u32 $D4,$R2,${R2}[1]
570 vmlal.u32 $D0,$R2,${S3}[1]
578 vmlal.u32 $D1,$R2,${S4}[1]
607 @ H4 = H4*R0 + H3*R1 + H2*R2 + H1*R3 + H0 * R4,
[all …]
/linux/arch/arm64/crypto/
H A Dsm3-neon-core.S158 #define R2(a, b, c, d, e, f, g, h, k, K_LOAD, round, widx, wtype, IOP, iop_param) \ macro
425 R2(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 16, 1, XW, SCHED_W_W3W4W5W0W1W2_2, 21)
426 R2(rd, ra, rb, rc, rh, re, rf, rg, k_odd, _, 17, 2, XW, SCHED_W_W3W4W5W0W1W2_3, 21)
429 R2(rc, rd, ra, rb, rg, rh, re, rf, k_even, KL, 18, 0, XW, SCHED_W_W4W5W0W1W2W3_1, 24)
430 R2(rb, rc, rd, ra, rf, rg, rh, re, k_odd, _, 19, 1, XW, SCHED_W_W4W5W0W1W2W3_2, 24)
431 R2(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 20, 2, XW, SCHED_W_W4W5W0W1W2W3_3, 24)
434 R2(rd, ra, rb, rc, rh, re, rf, rg, k_odd, _, 21, 0, XW, SCHED_W_W5W0W1W2W3W4_1, 27)
435 R2(rc, rd, ra, rb, rg, rh, re, rf, k_even, KL, 22, 1, XW, SCHED_W_W5W0W1W2W3W4_2, 27)
436 R2(rb, rc, rd, ra, rf, rg, rh, re, k_odd, _, 23, 2, XW, SCHED_W_W5W0W1W2W3W4_3, 27)
439 R2(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 24, 0, XW, SCHED_W_W0W1W2W3W4W5_1, 30)
[all …]
/linux/arch/parisc/kernel/
H A Dunaligned.c98 #define R2(i) (((i)>>16)&0x1f) macro
440 newbase += (R2(regs->iir)?regs->gr[R2(regs->iir)]:0)<<shift; in handle_unaligned()
442 newbase += (R2(regs->iir)?regs->gr[R2(regs->iir)]:0); in handle_unaligned()
489 ret = emulate_sth(regs, R2(regs->iir)); in handle_unaligned()
494 ret = emulate_stw(regs, R2(regs->iir), 0); in handle_unaligned()
507 ret = emulate_std(regs, R2(regs->iir), 0); in handle_unaligned()
545 ret = emulate_ldd(regs,R2(regs->iir),1); in handle_unaligned()
548 ret = emulate_std(regs, R2(regs->iir),1); in handle_unaligned()
552 ret = emulate_ldd(regs, R2(regs->iir),0); in handle_unaligned()
555 ret = emulate_std(regs, R2(regs->iir),0); in handle_unaligned()
[all …]
/linux/arch/hexagon/kernel/
H A Dvm_entry.S61 R2.H = #HI(_THREAD_SIZE); } \
64 R2.L = #LO(_THREAD_SIZE); } \
67 R2 = neg(R2); } \
70 R2 = and(R0,R2); } \
72 THREADINFO_REG = R2; } \
75 R2 = #-1; } \
76 { memw(R0 + #_PT_SYSCALL_NR) = R2; \
112 R2 = #-1; } \
113 { memw(R0 + #_PT_SYSCALL_NR) = R2; \
/linux/lib/crypto/arm64/
H A Dpoly1305-armv8.pl265 my ($R0,$R1,$S1,$R2,$S2,$R3,$S3,$R4,$S4) = map("v$_.4s",(0..8));
517 ld1 {$R0,$R1,$S1,$R2},[x15],#64
577 umull $ACC2,$IN23_0,${R2}[2]
591 umlal $ACC3,$IN23_1,${R2}[2]
600 umlal $ACC4,$IN23_2,${R2}[2]
644 umlal $ACC4,$IN01_2,${R2}[0]
658 umlal $ACC2,$IN01_0,${R2}[0]
667 umlal $ACC3,$IN01_1,${R2}[0]
763 umull2 $ACC4,$IN23_2,${R2}
769 umlal2 $ACC2,$IN23_0,${R2}
[all …]
/linux/lib/crypto/x86/
H A Dpoly1305-x86_64-cryptogams.pl2207 my ($R0,$R1,$R2,$R3,$R4, $S1,$S2,$S3,$S4) = map("%zmm$_",(16..24));
2253 vmovdqu `16*3-64`($ctx),%x#$D2 # ... ${R2}
2263 vpermd $D2,$T2,$R2
2273 vmovdqu64 $R2,0x40(%rsp,%rax){%k2}
2292 vpmuludq $T0,$R2,$D2 # d2 = r0'*r2
2295 vpsrlq \$32,$R2,$T2
2300 vpmuludq $T1,$R2,$M3
2312 vpmuludq $T2,$R2,$M4
2401 vpermd $R2,$M0,$R2
2407 vpermd $D2,$M0,${R2}{%k1}
[all …]
/linux/tools/testing/selftests/net/
H A Dpmtu.sh11 # R1 and R2 (also implemented with namespaces), with different MTUs:
16 # '--------------R2--------------' b_r2: 1500
73 # R1. R2 is unused in these tests. A has a veth connection to C, and is
92 # and B over R1. A and R2 are unused in these tests. The init namespace
279 # identifier ID, which is 1 for hosts (A and B), 2 for routers (R1 and R2).
292 A R2 ${a_r2}
294 B R2 ${b_r2}
296 # Traffic from A to B goes through R1 by default, and through R2, if destined to
313 A 4 42 ${prefix4}.${a_r2}.2 veth_A-R2
317 A 6 62 ${prefix6}:${a_r2}::2 veth_A-R2
[all...]
/linux/Documentation/devicetree/bindings/regulator/
H A Dltc3589.txt18 values R1 and R2 of the feedback voltage divider in ohms.
22 0.3625 * (1 + R1/R2) V and 0.75 * (1 + R1/R2) V. Regulators bb-out and ldo1
23 have a fixed 0.8 V reference and thus output 0.8 * (1 + R1/R2) V. The ldo3
/linux/Documentation/hwmon/
H A Dltc4260.rst45 real voltage by multiplying the reported value with (R1+R2)/R2, where R1 is the
46 value of the divider resistor against the measured voltage and R2 is the value
H A Dltc4261.rst45 real voltage by multiplying the reported value with (R1+R2)/R2, where R1 is the
46 value of the divider resistor against the measured voltage and R2 is the value
H A Dltc2945.rst45 real voltage by multiplying the reported value with (R1+R2)/R2, where R1 is the
46 value of the divider resistor against the measured voltage and R2 is the value
/linux/arch/sparc/net/
H A Dbpf_jit_comp_32.c261 #define emit_cmp(R1, R2) \ argument
262 *prog++ = (SUBCC | RS1(R1) | RS2(R2) | RD(G0))
267 #define emit_btst(R1, R2) \ argument
268 *prog++ = (ANDCC | RS1(R1) | RS2(R2) | RD(G0))
273 #define emit_sub(R1, R2, R3) \ argument
274 *prog++ = (SUB | RS1(R1) | RS2(R2) | RD(R3))
279 #define emit_add(R1, R2, R3) \ argument
280 *prog++ = (ADD | RS1(R1) | RS2(R2) | RD(R3))
285 #define emit_and(R1, R2, R3) \ argument
286 *prog++ = (AND | RS1(R1) | RS2(R2) | RD(R3))
/linux/tools/perf/arch/arm/tests/
H A Dregs_load.S6 #define R2 0x10 macro
43 str r2, [r0, #R2]
/linux/tools/perf/arch/powerpc/tests/
H A Dregs_load.S7 #define R2 2 * 8 macro
46 std 2, R2(3)
/linux/arch/arm/boot/dts/st/
H A Dste-hrefv60plus-tvk.dts5 * Device Tree for the HREF version 60 or later with the TVK1281618 R2 UIB
15 model = "ST-Ericsson HREF (v60+) and TVK1281618 R2 UIB";
/linux/arch/sh/boards/
H A DKconfig329 bool "Magic Panel R2"
334 Select Magic Panel R2 if configuring for Magic Panel R2.
380 menu "Magic Panel R2 options"
383 int "Magic Panel R2 Version"
386 Set the version of the Magic Panel R2
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6qdl-gw5903.dtsi332 /* VDD_1P8 (1+R1/R2 = 2.505): Aud/eMMC/microSD/Touch */
343 /* VDD_DDR (1+R1/R2 = 2.105) */
354 /* VDD_ARM (1+R1/R2 = 1.635) */
365 /* VDD_SOC (1+R1/R2 = 1.635) */
376 /* VDD_1P0 (1+R1/R2 = 1.38): */
386 /* VDD_HIGH (1+R1/R2 = 4.17) */
H A Dimx6qdl-gw560x.dtsi445 /* VDD_DDR (1+R1/R2 = 2.105) */
456 /* VDD_ARM (1+R1/R2 = 1.931) */
467 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
478 /* VDD_1P0 (1+R1/R2 = 1.39): PCIe/ENET-PHY */
496 /* VDD_HIGH (1+R1/R2 = 4.17) */
/linux/arch/arm64/boot/dts/renesas/
H A Drz-smarc-common.dtsi17 * amixer cset name='Right Input Mixer R2 Switch' on
45 "R2", "Mic Bias",
/linux/arch/mips/include/asm/
H A Dmipsregs.h1477 #define _ASM_MACRO_2R(OP, R1, R2, ENC) \ argument
1478 ".macro " #OP " " #R1 ", " #R2 "\n\t" \
1481 "parse_r __" #R2 ", \\" #R2 "\n\t" \
1487 #define _ASM_MACRO_3R(OP, R1, R2, R3, ENC) \ argument
1488 ".macro " #OP " " #R1 ", " #R2 ", " #R3 "\n\t" \
1491 "parse_r __" #R2 ", \\" #R2 "\n\t" \
1498 #define _ASM_MACRO_2R_1S(OP, R1, R2, SEL3, ENC) \ argument
1499 ".macro " #OP " " #R1 ", " #R2 ", " #SEL3 " = 0\n\t" \
1502 "parse_r __" #R2 ", \\" #R2 "\n\t" \
/linux/tools/perf/arch/arm/util/
H A Dunwind-libdw.c22 dwarf_regs[2] = REG(R2); in libdw__arch_set_initial_registers()

1234