| /linux/lib/ |
| H A D | test_bpf.c | 40 #define R1 BPF_REG_1 macro 491 i = __bpf_ld_imm64(insns, R1, 0x0123456789abcdefULL); in __bpf_fill_max_jmp() 505 insns[i++] = BPF_ALU32_REG(op, R0, R1); in __bpf_fill_max_jmp() 507 insns[i++] = BPF_ALU64_REG(op, R0, R1); in __bpf_fill_max_jmp() 644 insn[i++] = BPF_ALU64_REG(BPF_MOV, R1, R3); in __bpf_fill_alu_shift() 648 insn[i++] = BPF_ALU32_IMM(op, R1, imm); in __bpf_fill_alu_shift() 650 insn[i++] = BPF_ALU32_REG(op, R1, R2); in __bpf_fill_alu_shift() 660 insn[i++] = BPF_ALU64_IMM(op, R1, imm); in __bpf_fill_alu_shift() 662 insn[i++] = BPF_ALU64_REG(op, R1, R2); in __bpf_fill_alu_shift() 674 insn[i++] = BPF_JMP_REG(BPF_JEQ, R1, R4, 1); in __bpf_fill_alu_shift() [all …]
|
| /linux/arch/x86/crypto/ |
| H A D | twofish-i586-asm_32.S | 231 encrypt_round(R0,R1,R2,R3,0); 232 encrypt_round(R2,R3,R0,R1,8); 233 encrypt_round(R0,R1,R2,R3,2*8); 234 encrypt_round(R2,R3,R0,R1,3*8); 235 encrypt_round(R0,R1,R2,R3,4*8); 236 encrypt_round(R2,R3,R0,R1,5*8); 237 encrypt_round(R0,R1,R2,R3,6*8); 238 encrypt_round(R2,R3,R0,R1,7*8); 239 encrypt_round(R0,R1,R2,R3,8*8); 240 encrypt_round(R2,R3,R0,R1,9*8); [all …]
|
| H A D | sm3-avx-asm_64.S | 215 #define R1(a, b, c, d, e, f, g, h, round, widx, wtype) \ macro 373 R1(a, b, c, d, e, f, g, h, 0, 0, IW); LOAD_W_XMM_2(); 374 R1(d, a, b, c, h, e, f, g, 1, 1, IW); 375 R1(c, d, a, b, g, h, e, f, 2, 2, IW); 376 R1(b, c, d, a, f, g, h, e, 3, 3, IW); LOAD_W_XMM_3(); 379 R1(a, b, c, d, e, f, g, h, 4, 0, IW); 380 R1(d, a, b, c, h, e, f, g, 5, 1, IW); 381 R1(c, d, a, b, g, h, e, f, 6, 2, IW); SCHED_W_0(12, W0, W1, W2, W3, W4, W5); 382 R1(b, c, d, a, f, g, h, e, 7, 3, IW); SCHED_W_1(12, W0, W1, W2, W3, W4, W5); 385 R1(a, b, c, d, e, f, g, h, 8, 0, IW); SCHED_W_2(12, W0, W1, W2, W3, W4, W5); [all …]
|
| /linux/lib/crypto/arm/ |
| H A D | poly1305-armv4.pl | 493 my ($R0,$R1,$S1,$R2,$S2,$R3,$S3,$R4,$S4) = map("d$_",(0..9)); 530 vdup.32 $R1,r3 553 vmull.u32 $D1,$R1,${R0}[1] 559 vmlal.u32 $D1,$R0,${R1}[1] 560 vmlal.u32 $D2,$R1,${R1}[1] 561 vmlal.u32 $D3,$R2,${R1}[1] 562 vmlal.u32 $D4,$R3,${R1}[1] 566 vmlal.u32 $D3,$R1,${R2}[1] 574 vmlal.u32 $D4,$R1,${R3}[1] 577 vmlal.u32 $D0,$R1,${S4}[1] [all …]
|
| /linux/tools/testing/selftests/net/ |
| H A D | pmtu.sh | 11 # R1 and R2 (also implemented with namespaces), with different MTUs: 14 # .--------------R1--------------. b_r1: 1400 21 # A to R1, checking that route exception PMTU changes accordingly over 40 # over IPv4 between A and B, routed via R1. On the link between R1 and B, 42 # R1. Send IPv4 packets, exceeding the MTU between R1 and B, over VXLAN 73 # R1. R2 is unused in these tests. A has a veth connection to C, and is 75 # MTU on the B-R1 link is lower than other MTUs. 81 # .--------------R1 [all...] |
| /linux/lib/crypto/ |
| H A D | sm3.c | 52 #define R1(a, b, c, d, e, f, g, h, t, w1, w2) \ macro 88 R1(a, b, c, d, e, f, g, h, K[0], I(0), I(4)); in sm3_transform() 89 R1(d, a, b, c, h, e, f, g, K[1], I(1), I(5)); in sm3_transform() 90 R1(c, d, a, b, g, h, e, f, K[2], I(2), I(6)); in sm3_transform() 91 R1(b, c, d, a, f, g, h, e, K[3], I(3), I(7)); in sm3_transform() 92 R1(a, b, c, d, e, f, g, h, K[4], W1(4), I(8)); in sm3_transform() 93 R1(d, a, b, c, h, e, f, g, K[5], W1(5), I(9)); in sm3_transform() 94 R1(c, d, a, b, g, h, e, f, K[6], W1(6), I(10)); in sm3_transform() 95 R1(b, c, d, a, f, g, h, e, K[7], W1(7), I(11)); in sm3_transform() 96 R1(a, b, c, d, e, f, g, h, K[8], W1(8), I(12)); in sm3_transform() [all …]
|
| /linux/lib/crypto/arm64/ |
| H A D | poly1305-armv8.pl | 265 my ($R0,$R1,$S1,$R2,$S2,$R3,$S3,$R4,$S4) = map("v$_.4s",(0..8)); 517 ld1 {$R0,$R1,$S1,$R2},[x15],#64 579 umull $ACC1,$IN23_0,${R1}[2] 593 umlal $ACC2,$IN23_1,${R1}[2] 602 umlal $ACC3,$IN23_2,${R1}[2] 611 umlal $ACC4,$IN23_3,${R1}[2] 640 umlal $ACC3,$IN01_2,${R1}[0] 662 umlal $ACC1,$IN01_0,${R1}[0] 673 umlal $ACC2,$IN01_1,${R1}[0] 684 umlal $ACC4,$IN01_3,${R1}[0] [all …]
|
| /linux/arch/hexagon/kernel/ |
| H A D | vm_entry.S | 207 memd(R29 + #(_PT_R0100 + -_PT_REGS_SIZE)) = R1:0; \ 214 memd(R29 + #_PT_ER_VMEL) = R1:0; \ 216 R1.L = #LO(CHandler); \ 220 R1.H = #HI(CHandler); \ 230 memd(R29 + #(_PT_R0100 + -_PT_REGS_SIZE)) = R1:0; \ 239 R1:0 = G1:0; \ 241 memd(R29 + #_PT_ER_VMEL) = R1:0; \ 242 R1 = # ## #(CHandler); \ 302 R1 = memw(THREADINFO_REG + #_THREAD_INFO_FLAGS); define 321 R1:0 = memd(R29 + #_PT_ER_VMEL); [all …]
|
| H A D | vm_switch.S | 58 R29 = memw(R1 + #(_TASK_STRUCT_THREAD + _THREAD_STRUCT_SWITCH_SP)); 75 THREADINFO_REG = memw(R1 + #_TASK_THREAD_INFO);
|
| H A D | head.S | 95 R1.H = #HI(PAGE_OFFSET >> (22 - 2)) 96 R1.L = #LO(PAGE_OFFSET >> (22 - 2)) 153 memw(R1 ++ #4) = R0
|
| /linux/arch/sparc/net/ |
| H A D | bpf_jit_comp_32.c | 261 #define emit_cmp(R1, R2) \ argument 262 *prog++ = (SUBCC | RS1(R1) | RS2(R2) | RD(G0)) 264 #define emit_cmpi(R1, IMM) \ argument 265 *prog++ = (SUBCC | IMMED | RS1(R1) | S13(IMM) | RD(G0)); 267 #define emit_btst(R1, R2) \ argument 268 *prog++ = (ANDCC | RS1(R1) | RS2(R2) | RD(G0)) 270 #define emit_btsti(R1, IMM) \ argument 271 *prog++ = (ANDCC | IMMED | RS1(R1) | S13(IMM) | RD(G0)); 273 #define emit_sub(R1, R2, R3) \ argument 274 *prog++ = (SUB | RS1(R1) | RS2(R2) | RD(R3)) [all …]
|
| /linux/lib/crypto/x86/ |
| H A D | poly1305-x86_64-cryptogams.pl | 2207 my ($R0,$R1,$R2,$R3,$R4, $S1,$S2,$S3,$S4) = map("%zmm$_",(16..24)); 2250 vmovdqu `16*1-64`($ctx),%x#$D1 # will become ... ${R1} 2261 vpermd $D1,$T2,$R1 2267 vmovdqu64 $R1,0x00(%rsp,%rax){%k2} 2268 vpsrlq \$32,$R1,$T1 2291 vpmuludq $T0,$R1,$D1 # d1 = r0'*r1 2299 vpmuludq $T1,$R1,$M2 2311 vpmuludq $T2,$R1,$M3 2323 vpmuludq $T3,$R1,$M4 2400 vpermd $R1,$M0,$R1 [all …]
|
| /linux/Documentation/devicetree/bindings/regulator/ |
| H A D | ltc3589.txt | 18 values R1 and R2 of the feedback voltage divider in ohms. 22 0.3625 * (1 + R1/R2) V and 0.75 * (1 + R1/R2) V. Regulators bb-out and ldo1 23 have a fixed 0.8 V reference and thus output 0.8 * (1 + R1/R2) V. The ldo3
|
| /linux/arch/arm64/crypto/ |
| H A D | sm3-neon-core.S | 155 #define R1(a, b, c, d, e, f, g, h, k, K_LOAD, round, widx, wtype, IOP, iop_param) \ macro 401 R1(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 0, 0, IW, _, 0) 402 R1(rd, ra, rb, rc, rh, re, rf, rg, k_odd, _, 1, 1, IW, _, 0) 403 R1(rc, rd, ra, rb, rg, rh, re, rf, k_even, KL, 2, 2, IW, _, 0) 404 R1(rb, rc, rd, ra, rf, rg, rh, re, k_odd, _, 3, 3, IW, _, 0) 407 R1(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 4, 0, IW, _, 0) 408 R1(rd, ra, rb, rc, rh, re, rf, rg, k_odd, _, 5, 1, IW, _, 0) 409 R1(rc, rd, ra, rb, rg, rh, re, rf, k_even, KL, 6, 2, IW, SCHED_W_W0W1W2W3W4W5_1, 12) 410 R1(rb, rc, rd, ra, rf, rg, rh, re, k_odd, _, 7, 3, IW, SCHED_W_W0W1W2W3W4W5_2, 12) 413 R1(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 8, 0, IW, SCHED_W_W0W1W2W3W4W5_3, 12) [all …]
|
| /linux/Documentation/bpf/ |
| H A D | classic_vs_extended.rst | 65 place function arguments into R1 to R5 registers to satisfy calling 67 to in-kernel function. If R1 - R5 registers are mapped to CPU registers 74 After an in-kernel function call, R1 - R5 are reset to unreadable and R0 has 98 bpf_mov R2, R1 99 bpf_add R1, 1 108 already placed into R1 (e.g. on __bpf_prog_run() startup) and the programs 119 R1 - rdi 135 bpf_mov R6, R1 /* save ctx */ 142 bpf_mov R1, R6 /* restore ctx for next call */ 193 bpf_mov R1, 1 [all …]
|
| /linux/arch/powerpc/lib/ |
| H A D | ldstfp.S | 168 STXVD2X(0,R1,R8) 175 LXVD2X(0,R1,R8) 193 STXVD2X(0,R1,R8) 199 LXVD2X(0,R1,R8)
|
| /linux/tools/perf/arch/arm/tests/ |
| H A D | regs_load.S | 5 #define R1 0x08 macro 42 str r1, [r0, #R1]
|
| /linux/Documentation/virt/kvm/arm/ |
| H A D | ptp_kvm.rst | 23 | Arguments: | (uint32) | R1 | ``KVM_PTP_VIRT_COUNTER (0)`` | 30 | | (uint32) | R1 | Lower 32 bits of wall clock time |
|
| /linux/tools/perf/arch/powerpc/tests/ |
| H A D | regs_load.S | 6 #define R1 1 * 8 macro 45 std 1, R1(3)
|
| /linux/arch/mips/include/asm/ |
| H A D | mipsregs.h | 1459 #define _ASM_MACRO_1R(OP, R1, ENC) \ argument 1460 ".macro " #OP " " #R1 "\n\t" \ 1462 "parse_r __" #R1 ", \\" #R1 "\n\t" \ 1468 #define _ASM_MACRO_1R1I(OP, R1, I2, ENC) \ argument 1469 ".macro " #OP " " #R1 ", " #I2 "\n\t" \ 1471 "parse_r __" #R1 ", \\" #R1 "\n\t" \ 1477 #define _ASM_MACRO_2R(OP, R1, R2, ENC) \ argument 1478 ".macro " #OP " " #R1 ", " #R2 "\n\t" \ 1480 "parse_r __" #R1 ", \\" #R1 "\n\t" \ 1487 #define _ASM_MACRO_3R(OP, R1, R2, R3, ENC) \ argument [all …]
|
| /linux/drivers/tty/serial/ |
| H A D | sunzilog.c | 160 regval = read_zsreg(channel, R1); in sunzilog_clear_fifo() 183 unsigned char stat = read_zsreg(channel, R1); in __load_zsregs() 196 write_zsreg(channel, R1, in __load_zsregs() 197 regs[R1] & ~(RxINT_MASK | TxINT_ENAB | EXT_INT_ENAB)); in __load_zsregs() 257 write_zsreg(channel, R1, regs[R1]); in __load_zsregs() 335 r1 = read_zsreg(channel, R1); in sunzilog_receive_chars() 729 up->curregs[R1] &= ~RxINT_MASK; in sunzilog_stop_rx() 790 up->curregs[R1] |= EXT_INT_ENAB | INT_ALL_Rx | TxINT_ENAB; in __sunzilog_startup() 851 up->curregs[R1] &= ~(EXT_INT_ENAB | TxINT_ENAB | RxINT_MASK); in sunzilog_shutdown() 1007 r1 = read_zsreg(channel, R1); in sunzilog_get_poll_char() [all …]
|
| H A D | pmac_zilog.c | 111 unsigned char stat = read_zsreg(uap, R1); in pmz_load_zsregs() 124 write_zsreg(uap, R1, in pmz_load_zsregs() 125 regs[R1] & ~(RxINT_MASK | TxINT_ENAB | EXT_INT_ENAB)); in pmz_load_zsregs() 170 write_zsreg(uap, R1, regs[R1]); in pmz_load_zsregs() 205 write_zsreg(uap, R1, uap->curregs[1]); in pmz_interrupt_control() 225 r1 = read_zsreg(uap, R1); in pmz_receive_chars() 633 uap->curregs[R1] &= ~RxINT_MASK; in pmz_stop_rx() 816 write_zsreg(uap, R1, 0); in __pmz_startup() 1104 || (read_zsreg(uap, R1) & ALL_SNT) == 0) { in pmz_irda_setup() 1881 write_zsreg(uap, R1, uap->curregs[1] & ~TxINT_ENAB); in pmz_console_write() [all …]
|
| /linux/drivers/regulator/ |
| H A D | slg51000-regulator.c | 350 enum { R0 = 0, R1, R2, REG_MAX }; in slg51000_irq_handler() enumerator 392 if (evt[i][R1] & SLG51000_STA_ILIM_FLAG_MASK) in slg51000_irq_handler() 402 if (!(evt[i][R1] & SLG51000_STA_ILIM_FLAG_MASK) && in slg51000_irq_handler() 403 (evt[i][R1] & SLG51000_STA_VOUT_OK_FLAG_MASK)) { in slg51000_irq_handler() 409 if (evt[SLG51000_SCTL_EVT][R1] & in slg51000_irq_handler()
|
| /linux/arch/parisc/kernel/ |
| H A D | unaligned.c | 97 #define R1(i) (((i)>>21)&0x1f) macro 377 unsigned long newbase = R1(regs->iir)?regs->gr[R1(regs->iir)]:0; in handle_unaligned() 593 if (ret == 0 && modify && R1(regs->iir)) in handle_unaligned() 594 regs->gr[R1(regs->iir)] = newbase; in handle_unaligned()
|
| /linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx6qdl-gw5903.dtsi | 332 /* VDD_1P8 (1+R1/R2 = 2.505): Aud/eMMC/microSD/Touch */ 343 /* VDD_DDR (1+R1/R2 = 2.105) */ 354 /* VDD_ARM (1+R1/R2 = 1.635) */ 365 /* VDD_SOC (1+R1/R2 = 1.635) */ 376 /* VDD_1P0 (1+R1/R2 = 1.38): */ 386 /* VDD_HIGH (1+R1/R2 = 4.17) */
|