Home
last modified time | relevance | path

Searched refs:QUEUE_SIZE (Results 1 – 21 of 21) sorted by relevance

/linux/tools/tracing/latency/
H A Dlatency-collector.c219 #define QUEUE_SIZE (10) macro
222 struct entry entries[QUEUE_SIZE];
802 return QUEUE_SIZE - q->next_cons_idx + q->next_prod_idx; in queue_len()
807 int nr_free = QUEUE_SIZE - queue_len(q); in queue_nr_free()
820 *idx = (*idx + 1) % QUEUE_SIZE; in queue_idx_inc()
/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/sws/
H A Ddr_send.c7 #define QUEUE_SIZE 128 macro
1214 cq_size = QUEUE_SIZE + 1; in mlx5dr_send_ring_alloc()
1225 init_attr.max_send_wr = QUEUE_SIZE; in mlx5dr_send_ring_alloc()
1242 dmn->info.max_send_wr = QUEUE_SIZE; in mlx5dr_send_ring_alloc()
/linux/sound/pci/asihpi/
H A Dhpi6000.c1387 #define QUEUE_SIZE 0x8000 in hpi6000_send_data_check_adr()
1395 if (address > (u32)(QUEUE_START + QUEUE_SIZE)) in hpi6000_send_data_check_adr()
1398 (u32)(QUEUE_START + QUEUE_SIZE)) in hpi6000_send_data_check_adr()
1382 #define QUEUE_SIZE global() macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v10_3.c241 CP_HQD_PQ_CONTROL, QUEUE_SIZE); in hqd_load_v10_3()
H A Damdgpu_amdkfd_gfx_v10.c255 CP_HQD_PQ_CONTROL, QUEUE_SIZE); in kgd_hqd_load()
H A Damdgpu_amdkfd_gfx_v9.c269 CP_HQD_PQ_CONTROL, QUEUE_SIZE); in kgd_gfx_v9_hqd_load()
H A Dmes_v11_0.c1475 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in mes_v11_0_mqd_init()
H A Dmes_v12_1.c1320 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in mes_v12_1_mqd_init()
H A Dmes_v12_0.c1544 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in mes_v12_0_mqd_init()
H A Dgfx_v9_4_3.c1838 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in gfx_v9_4_3_xcc_mqd_init()
H A Dgfx_v12_1.c2507 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in gfx_v12_1_compute_mqd_init()
H A Dgfx_v12_0.c3243 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in gfx_v12_0_compute_mqd_init()
H A Dgfx_v8_0.c4465 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in gfx_v8_0_mqd_init()
H A Dgfx_v9_0.c3629 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in gfx_v9_0_mqd_init()
H A Dgfx_v11_0.c4402 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in gfx_v11_0_compute_mqd_init()
H A Dgfx_v10_0.c6984 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE, in gfx_v10_0_compute_mqd_init()
/linux/drivers/media/platform/qcom/venus/
H A Dhfi_venus.c88 #define QUEUE_SIZE \ macro
93 #define ALIGNED_QUEUE_SIZE ALIGN(QUEUE_SIZE, SZ_4K)
/linux/drivers/scsi/qla4xxx/
H A Dql4_def.h141 #define QUEUE_SIZE 64 macro
H A Dql4_os.c4242 ha->queues_len = ((REQUEST_QUEUE_DEPTH * QUEUE_SIZE) + in qla4xxx_mem_alloc()
4243 (RESPONSE_QUEUE_DEPTH * QUEUE_SIZE) + in qla4xxx_mem_alloc()
4269 (REQUEST_QUEUE_DEPTH * QUEUE_SIZE); in qla4xxx_mem_alloc()
4272 QUEUE_SIZE)); in qla4xxx_mem_alloc()
4274 (REQUEST_QUEUE_DEPTH * QUEUE_SIZE) + in qla4xxx_mem_alloc()
4275 (RESPONSE_QUEUE_DEPTH * QUEUE_SIZE); in qla4xxx_mem_alloc()
4278 QUEUE_SIZE) + in qla4xxx_mem_alloc()
4280 QUEUE_SIZE)); in qla4xxx_mem_alloc()
/linux/drivers/scsi/isci/
H A Dregisters.h521 SCU_UFQC_GEN_VAL(QUEUE_SIZE, value)
/linux/drivers/gpu/drm/radeon/
H A Dcikd.h1520 #define QUEUE_SIZE(x) ((x) << 0) macro