Searched refs:PPCLK_PIXCLK (Results 1 – 9 of 9) sorted by relevance
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | vega20_processpptables.c | 266 pptable->DpmDescriptor[PPCLK_PIXCLK].VoltageMode, 267 pptable->DpmDescriptor[PPCLK_PIXCLK].SnapToDiscrete, 268 pptable->DpmDescriptor[PPCLK_PIXCLK].NumDiscreteLevels, 269 pptable->DpmDescriptor[PPCLK_PIXCLK].padding, 270 pptable->DpmDescriptor[PPCLK_PIXCLK].ConversionToAvfsClk.m, 271 pptable->DpmDescriptor[PPCLK_PIXCLK].ConversionToAvfsClk.b, 272 pptable->DpmDescriptor[PPCLK_PIXCLK].SsCurve.a, 273 pptable->DpmDescriptor[PPCLK_PIXCLK].SsCurve.b, 274 pptable->DpmDescriptor[PPCLK_PIXCLK].SsCurve.c); 363 pr_info("DcModeMaxFreq[PPCLK_PIXCLK] = %d\n", pptable->DcModeMaxFreq[PPCLK_PIXCLK]);
|
H A D | vega20_hwmgr.c | 734 ret = vega20_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_PIXCLK); in vega20_setup_default_dpm_tables() 1659 PPCLK_PIXCLK)) == 0, in vega20_init_max_sustainable_clocks() 2317 clk_select = PPCLK_PIXCLK; in vega20_display_clock_voltage_request()
|
H A D | vega12_hwmgr.c | 747 ret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_PIXCLK); in vega12_setup_default_dpm_tables() 1592 clk_select = PPCLK_PIXCLK; in vega12_display_clock_voltage_request()
|
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/ |
H A D | dcn30_smu11_driver_if.h | 18 PPCLK_PIXCLK, enumerator
|
H A D | dcn30_clk_mgr.c | 154 dcn3_init_single_clock(clk_mgr, PPCLK_PIXCLK, in dcn3_init_clocks() 290 …dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_PIXCLK, khz_to_mhz_ceil(clk_mgr_base->clks.dppclk_kh… in dcn3_update_clocks()
|
/linux/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/ |
H A D | smu9_driver_if.h | 227 PPCLK_PIXCLK, enumerator
|
/linux/drivers/gpu/drm/amd/pm/powerplay/inc/ |
H A D | smu11_driver_if.h | 325 PPCLK_PIXCLK, enumerator
|
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/ |
H A D | smu11_driver_if_navi10.h | 377 PPCLK_PIXCLK, enumerator
|
H A D | smu11_driver_if_sienna_cichlid.h | 484 PPCLK_PIXCLK, enumerator
|