Home
last modified time | relevance | path

Searched refs:PPCLK_PHYCLK (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega20_processpptables.c283 pptable->DpmDescriptor[PPCLK_PHYCLK].VoltageMode,
284 pptable->DpmDescriptor[PPCLK_PHYCLK].SnapToDiscrete,
285 pptable->DpmDescriptor[PPCLK_PHYCLK].NumDiscreteLevels,
286 pptable->DpmDescriptor[PPCLK_PHYCLK].padding,
287 pptable->DpmDescriptor[PPCLK_PHYCLK].ConversionToAvfsClk.m,
288 pptable->DpmDescriptor[PPCLK_PHYCLK].ConversionToAvfsClk.b,
289 pptable->DpmDescriptor[PPCLK_PHYCLK].SsCurve.a,
290 pptable->DpmDescriptor[PPCLK_PHYCLK].SsCurve.b,
291 pptable->DpmDescriptor[PPCLK_PHYCLK].SsCurve.c);
364 pr_info("DcModeMaxFreq[PPCLK_PHYCLK] = %d\n", pptable->DcModeMaxFreq[PPCLK_PHYCLK]);
H A Dvega20_hwmgr.c756 ret = vega20_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_PHYCLK); in vega20_setup_default_dpm_tables()
1654 PPCLK_PHYCLK)) == 0, in vega20_init_max_sustainable_clocks()
2320 clk_select = PPCLK_PHYCLK; in vega20_display_clock_voltage_request()
H A Dvega12_hwmgr.c769 ret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_PHYCLK); in vega12_setup_default_dpm_tables()
1595 clk_select = PPCLK_PHYCLK; in vega12_display_clock_voltage_request()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
H A Ddcn30_smu11_driver_if.h19 PPCLK_PHYCLK, enumerator
H A Ddcn30_clk_mgr.c159 dcn3_init_single_clock(clk_mgr, PPCLK_PHYCLK, in dcn3_init_clocks()
484 …dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_PHYCLK, khz_to_mhz_ceil(clk_mgr_base->clks.phyclk_kh… in dcn30_notify_link_rate_change()
/linux/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/
H A Dsmu9_driver_if.h228 PPCLK_PHYCLK, enumerator
/linux/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dsmu11_driver_if.h326 PPCLK_PHYCLK, enumerator
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu11_driver_if_navi10.h378 PPCLK_PHYCLK, enumerator
H A Dsmu11_driver_if_sienna_cichlid.h485 PPCLK_PHYCLK, enumerator