Searched refs:PPCLK_DISPCLK (Results 1 – 13 of 13) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/ |
| H A D | dcn401_smu14_driver_if.h | 17 PPCLK_DISPCLK, enumerator
|
| /linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/ |
| H A D | dcn32_smu13_driver_if.h | 16 PPCLK_DISPCLK, enumerator
|
| /linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/ |
| H A D | dcn30_smu11_driver_if.h | 17 PPCLK_DISPCLK, enumerator
|
| /linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn60/ |
| H A D | dcn60_clk_mgr.c | 139 case PPCLK_DISPCLK: in dcn60_is_ppclk_dpm_enabled() 368 if (dcn60_is_ppclk_dpm_enabled(clk_mgr_internal, PPCLK_DISPCLK)) { in dcn60_build_update_display_clocks_sequence() 369 block_sequence[num_steps].params.update_hardmin_optimized_params.ppclk = PPCLK_DISPCLK; in dcn60_build_update_display_clocks_sequence() 505 dc_limit->dispclk_mhz = dcn60_get_dc_mode_limit_mhz(&init_table->PPClocks[PPCLK_DISPCLK]); in dcn60_populate_dc_mode_limit() 546 dpm_clk = &init_table->PPClocks[PPCLK_DISPCLK]; in dcn60_populate_clk_table()
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/ |
| H A D | smu9_driver_if.h | 226 PPCLK_DISPCLK, enumerator
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| H A D | smu11_driver_if.h | 324 PPCLK_DISPCLK, enumerator
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/ |
| H A D | smu11_driver_if_navi10.h | 376 PPCLK_DISPCLK, enumerator
|
| H A D | smu13_driver_if_v13_0_0.h | 448 PPCLK_DISPCLK, enumerator
|
| H A D | smu13_driver_if_v13_0_7.h | 449 PPCLK_DISPCLK, enumerator
|
| H A D | smu11_driver_if_sienna_cichlid.h | 483 PPCLK_DISPCLK, enumerator
|
| H A D | smu14_driver_if_v14_0.h | 462 PPCLK_DISPCLK, enumerator
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| H A D | vega20_hwmgr.c | 745 ret = vega20_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_DISPCLK); in vega20_setup_default_dpm_tables() 1649 PPCLK_DISPCLK)) == 0, in vega20_init_max_sustainable_clocks() 2315 clk_select = PPCLK_DISPCLK; in vega20_display_clock_voltage_request()
|
| H A D | vega12_hwmgr.c | 758 ret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_DISPCLK); in vega12_setup_default_dpm_tables() 1589 clk_select = PPCLK_DISPCLK; in vega12_display_clock_voltage_request()
|