Home
last modified time | relevance | path

Searched refs:PLL_GPLL (Results 1 – 25 of 53) sorted by relevance

123

/linux/arch/arm64/boot/dts/rockchip/
H A Drk3566-powkiddy-rk2023.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-powkiddy-rgb30.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-powkiddy-rgb10max3.dts20 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-anbernic-rg353x.dtsi81 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3399-pinephone-pro.dts815 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP0_DIV>;
827 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP1_DIV>;
/linux/include/dt-bindings/clock/
H A Drk3036-cru.h13 #define PLL_GPLL 3 macro
H A Drk3128-cru.h14 #define PLL_GPLL 4 macro
H A Drk3228-cru.h14 #define PLL_GPLL 4 macro
H A Drockchip,rk3506-cru.h11 #define PLL_GPLL 0 macro
H A Drv1108-cru.h13 #define PLL_GPLL 2 macro
H A Drk3328-cru.h14 #define PLL_GPLL 4 macro
H A Dpx30-cru.h180 #define PLL_GPLL 1 macro
H A Drk3288-cru.h14 #define PLL_GPLL 4 macro
H A Drk3368-cru.h14 #define PLL_GPLL 5 macro
H A Drockchip,rv1126b-cru.h11 #define PLL_GPLL 0 macro
H A Drockchip,rk3528-cru.h14 #define PLL_GPLL 2 macro
H A Drockchip,rv1126-cru.h13 #define PLL_GPLL 1 macro
H A Drockchip,rk3576-cru.h21 #define PLL_GPLL 5 macro
H A Drk3399-cru.h15 #define PLL_GPLL 5 macro
H A Drockchip,rk3588-cru.h21 #define PLL_GPLL 6 macro
H A Drk3568-cru.h73 #define PLL_GPLL 4 macro
/linux/drivers/clk/rockchip/
H A Dclk-rk3036.c142 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3128.c165 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3228.c175 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(9),
H A Dclk-rv1108.c158 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RV1108_PLL_CON(16),

123