Home
last modified time | relevance | path

Searched refs:PINMUX_CFG_REG (Results 1 – 25 of 33) sorted by relevance

12

/linux/drivers/pinctrl/renesas/
H A Dpfc-sh7264.c1489 { PINMUX_CFG_REG("PBCR4", 0xfffe3826, 16, 4, GROUP(
1499 { PINMUX_CFG_REG("PBCR3", 0xfffe3828, 16, 4, GROUP(
1509 { PINMUX_CFG_REG("PBCR2", 0xfffe382a, 16, 4, GROUP(
1519 { PINMUX_CFG_REG("PBCR1", 0xfffe382c, 16, 4, GROUP(
1554 { PINMUX_CFG_REG("PBIOR0", 0xfffe3832, 16, 1, GROUP(
1584 { PINMUX_CFG_REG("PCCR1", 0xfffe384c, 16, 4, GROUP(
1594 { PINMUX_CFG_REG("PCCR0", 0xfffe384e, 16, 4, GROUP(
1623 { PINMUX_CFG_REG("PDCR3", 0xfffe3868, 16, 4, GROUP(
1633 { PINMUX_CFG_REG("PDCR2", 0xfffe386a, 16, 4, GROUP(
1643 { PINMUX_CFG_REG("PDCR1", 0xfffe386c, 16, 4, GROUP(
[all …]
H A Dpfc-sh7203.c1092 { PINMUX_CFG_REG("PBCRL3", 0xfffe3892, 16, 4, GROUP(
1105 { PINMUX_CFG_REG("PBCRL2", 0xfffe3894, 16, 4, GROUP(
1118 { PINMUX_CFG_REG("PBCRL1", 0xfffe3896, 16, 4, GROUP(
1138 { PINMUX_CFG_REG("PCIORL", 0xfffe3906, 16, 1, GROUP(
1169 { PINMUX_CFG_REG("PCCRL3", 0xfffe3912, 16, 4, GROUP(
1182 { PINMUX_CFG_REG("PCCRL2", 0xfffe3914, 16, 4, GROUP(
1195 { PINMUX_CFG_REG("PCCRL1", 0xfffe3916, 16, 4, GROUP(
1208 { PINMUX_CFG_REG("PDIORL", 0xfffe3986, 16, 1, GROUP(
1226 { PINMUX_CFG_REG("PDCRL4", 0xfffe3990, 16, 4, GROUP(
1243 { PINMUX_CFG_REG("PDCRL3", 0xfffe3992, 16, 4, GROUP(
[all …]
H A Dpfc-sh7269.c1992 { PINMUX_CFG_REG("PBCR4", 0xfffe3826, 16, 4, GROUP(
2009 { PINMUX_CFG_REG("PBCR3", 0xfffe3828, 16, 4, GROUP(
2025 { PINMUX_CFG_REG("PBCR2", 0xfffe382a, 16, 4, GROUP(
2038 { PINMUX_CFG_REG("PBCR1", 0xfffe382c, 16, 4, GROUP(
2078 { PINMUX_CFG_REG("PBIOR0", 0xfffe3832, 16, 1, GROUP(
2105 { PINMUX_CFG_REG("PCCR1", 0xfffe384c, 16, 4, GROUP(
2121 { PINMUX_CFG_REG("PCCR0", 0xfffe384e, 16, 4, GROUP(
2150 { PINMUX_CFG_REG("PDCR3", 0xfffe3868, 16, 4, GROUP(
2163 { PINMUX_CFG_REG("PDCR2", 0xfffe386a, 16, 4, GROUP(
2176 { PINMUX_CFG_REG("PDCR1", 0xfffe386c, 16, 4, GROUP(
[all …]
H A Dpfc-sh7757.c1685 { PINMUX_CFG_REG("PACR", 0xffec0000, 16, 2, GROUP(
1695 { PINMUX_CFG_REG("PBCR", 0xffec0002, 16, 2, GROUP(
1705 { PINMUX_CFG_REG("PCCR", 0xffec0004, 16, 2, GROUP(
1715 { PINMUX_CFG_REG("PDCR", 0xffec0006, 16, 2, GROUP(
1725 { PINMUX_CFG_REG("PECR", 0xffec0008, 16, 2, GROUP(
1735 { PINMUX_CFG_REG("PFCR", 0xffec000a, 16, 2, GROUP(
1745 { PINMUX_CFG_REG("PGCR", 0xffec000c, 16, 2, GROUP(
1755 { PINMUX_CFG_REG("PHCR", 0xffec000e, 16, 2, GROUP(
1765 { PINMUX_CFG_REG("PICR", 0xffec0010, 16, 2, GROUP(
1775 { PINMUX_CFG_REG("PJCR", 0xffec0012, 16, 2, GROUP(
[all …]
H A Dpfc-sh7724.c1740 { PINMUX_CFG_REG("PACR", 0xa4050100, 16, 2, GROUP(
1750 { PINMUX_CFG_REG("PBCR", 0xa4050102, 16, 2, GROUP(
1760 { PINMUX_CFG_REG("PCCR", 0xa4050104, 16, 2, GROUP(
1770 { PINMUX_CFG_REG("PDCR", 0xa4050106, 16, 2, GROUP(
1780 { PINMUX_CFG_REG("PECR", 0xa4050108, 16, 2, GROUP(
1790 { PINMUX_CFG_REG("PFCR", 0xa405010a, 16, 2, GROUP(
1811 { PINMUX_CFG_REG("PHCR", 0xa405010e, 16, 2, GROUP(
1821 { PINMUX_CFG_REG("PJCR", 0xa4050110, 16, 2, GROUP(
1831 { PINMUX_CFG_REG("PKCR", 0xa4050112, 16, 2, GROUP(
1841 { PINMUX_CFG_REG("PLCR", 0xa4050114, 16, 2, GROUP(
[all …]
H A Dpfc-sh7786.c629 { PINMUX_CFG_REG("PACR", 0xffcc0000, 16, 2, GROUP(
639 { PINMUX_CFG_REG("PBCR", 0xffcc0002, 16, 2, GROUP(
649 { PINMUX_CFG_REG("PCCR", 0xffcc0004, 16, 2, GROUP(
659 { PINMUX_CFG_REG("PDCR", 0xffcc0006, 16, 2, GROUP(
676 { PINMUX_CFG_REG("PFCR", 0xffcc000a, 16, 2, GROUP(
694 { PINMUX_CFG_REG("PHCR", 0xffcc000e, 16, 2, GROUP(
704 { PINMUX_CFG_REG("PJCR", 0xffcc0010, 16, 2, GROUP(
714 { PINMUX_CFG_REG("P1MSELR", 0xffcc0080, 16, 1, GROUP(
732 { PINMUX_CFG_REG("P2MSELR", 0xffcc0082, 16, 1, GROUP(
H A Dpfc-sh7785.c987 { PINMUX_CFG_REG("PACR", 0xffe70000, 16, 2, GROUP(
997 { PINMUX_CFG_REG("PBCR", 0xffe70002, 16, 2, GROUP(
1007 { PINMUX_CFG_REG("PCCR", 0xffe70004, 16, 2, GROUP(
1017 { PINMUX_CFG_REG("PDCR", 0xffe70006, 16, 2, GROUP(
1038 { PINMUX_CFG_REG("PFCR", 0xffe7000a, 16, 2, GROUP(
1048 { PINMUX_CFG_REG("PGCR", 0xffe7000c, 16, 2, GROUP(
1058 { PINMUX_CFG_REG("PHCR", 0xffe7000e, 16, 2, GROUP(
1068 { PINMUX_CFG_REG("PJCR", 0xffe70010, 16, 2, GROUP(
1078 { PINMUX_CFG_REG("PKCR", 0xffe70012, 16, 2, GROUP(
1088 { PINMUX_CFG_REG("PLCR", 0xffe70014, 16, 2, GROUP(
[all …]
H A Dpfc-sh7720.c927 { PINMUX_CFG_REG("PACR", 0xa4050100, 16, 2, GROUP(
937 { PINMUX_CFG_REG("PBCR", 0xa4050102, 16, 2, GROUP(
947 { PINMUX_CFG_REG("PCCR", 0xa4050104, 16, 2, GROUP(
957 { PINMUX_CFG_REG("PDCR", 0xa4050106, 16, 2, GROUP(
967 { PINMUX_CFG_REG("PECR", 0xa4050108, 16, 2, GROUP(
977 { PINMUX_CFG_REG("PFCR", 0xa405010a, 16, 2, GROUP(
987 { PINMUX_CFG_REG("PGCR", 0xa405010c, 16, 2, GROUP(
997 { PINMUX_CFG_REG("PHCR", 0xa405010e, 16, 2, GROUP(
1007 { PINMUX_CFG_REG("PJCR", 0xa4050110, 16, 2, GROUP(
1036 { PINMUX_CFG_REG("PMCR", 0xa4050116, 16, 2, GROUP(
[all …]
H A Dpfc-sh7723.c1508 { PINMUX_CFG_REG("PACR", 0xa4050100, 16, 2, GROUP(
1518 { PINMUX_CFG_REG("PBCR", 0xa4050102, 16, 2, GROUP(
1528 { PINMUX_CFG_REG("PCCR", 0xa4050104, 16, 2, GROUP(
1538 { PINMUX_CFG_REG("PDCR", 0xa4050106, 16, 2, GROUP(
1559 { PINMUX_CFG_REG("PFCR", 0xa405010a, 16, 2, GROUP(
1580 { PINMUX_CFG_REG("PHCR", 0xa405010e, 16, 2, GROUP(
1602 { PINMUX_CFG_REG("PKCR", 0xa4050112, 16, 2, GROUP(
1612 { PINMUX_CFG_REG("PLCR", 0xa4050114, 16, 2, GROUP(
1622 { PINMUX_CFG_REG("PMCR", 0xa4050116, 16, 2, GROUP(
1632 { PINMUX_CFG_REG("PNCR", 0xa4050118, 16, 2, GROUP(
[all …]
H A Dpfc-sh7722.c1238 { PINMUX_CFG_REG("PACR", 0xa4050100, 16, 2, GROUP(
1248 { PINMUX_CFG_REG("PBCR", 0xa4050102, 16, 2, GROUP(
1270 { PINMUX_CFG_REG("PDCR", 0xa4050106, 16, 2, GROUP(
1291 { PINMUX_CFG_REG("PFCR", 0xa405010a, 16, 2, GROUP(
1311 { PINMUX_CFG_REG("PHCR", 0xa405010e, 16, 2, GROUP(
1331 { PINMUX_CFG_REG("PKCR", 0xa4050112, 16, 2, GROUP(
1341 { PINMUX_CFG_REG("PLCR", 0xa4050114, 16, 2, GROUP(
1351 { PINMUX_CFG_REG("PMCR", 0xa4050116, 16, 2, GROUP(
1361 { PINMUX_CFG_REG("PNCR", 0xa4050118, 16, 2, GROUP(
1371 { PINMUX_CFG_REG("PQCR", 0xa405011a, 16, 2, GROUP(
[all …]
H A Dpfc-r8a77470.c2546 { PINMUX_CFG_REG("GPSR2", 0xE606000C, 32, 1, GROUP(
2607 { PINMUX_CFG_REG("GPSR4", 0xE6060014, 32, 1, GROUP(
2641 { PINMUX_CFG_REG("GPSR5", 0xE6060018, 32, 1, GROUP(
2675 { PINMUX_CFG_REG("IPSR0", 0xE6060040, 32, 4, GROUP(
2701 { PINMUX_CFG_REG("IPSR1", 0xE6060044, 32, 4, GROUP(
2727 { PINMUX_CFG_REG("IPSR2", 0xE6060048, 32, 4, GROUP(
2753 { PINMUX_CFG_REG("IPSR3", 0xE606004C, 32, 4, GROUP(
2780 { PINMUX_CFG_REG("IPSR4", 0xE6060050, 32, 4, GROUP(
2806 { PINMUX_CFG_REG("IPSR5", 0xE6060054, 32, 4, GROUP(
2832 { PINMUX_CFG_REG("IPSR6", 0xE6060058, 32, 4, GROUP(
[all …]
H A Dpfc-shx3.c433 { PINMUX_CFG_REG("PABCR", 0xffc70000, 32, 2, GROUP(
451 { PINMUX_CFG_REG("PCDCR", 0xffc70004, 32, 2, GROUP(
469 { PINMUX_CFG_REG("PEFCR", 0xffc70008, 32, 2, GROUP(
487 { PINMUX_CFG_REG("PGHCR", 0xffc7000c, 32, 2, GROUP(
H A Dpfc-r8a77995.c2503 { PINMUX_CFG_REG("GPSR1", 0xe6060104, 32, 1, GROUP(
2537 { PINMUX_CFG_REG("GPSR2", 0xe6060108, 32, 1, GROUP(
2586 { PINMUX_CFG_REG("GPSR4", 0xe6060110, 32, 1, GROUP(
2672 { PINMUX_CFG_REG("IPSR0", 0xe6060200, 32, 4, GROUP(
2682 { PINMUX_CFG_REG("IPSR1", 0xe6060204, 32, 4, GROUP(
2692 { PINMUX_CFG_REG("IPSR2", 0xe6060208, 32, 4, GROUP(
2702 { PINMUX_CFG_REG("IPSR3", 0xe606020c, 32, 4, GROUP(
2712 { PINMUX_CFG_REG("IPSR4", 0xe6060210, 32, 4, GROUP(
2722 { PINMUX_CFG_REG("IPSR5", 0xe6060214, 32, 4, GROUP(
2732 { PINMUX_CFG_REG("IPSR6", 0xe6060218, 32, 4, GROUP(
[all …]
H A Dpfc-r8a779h0.c3025 { PINMUX_CFG_REG("GPSR1", 0xE6050840, 32, 1, GROUP(
3085 { PINMUX_CFG_REG("GPSR3", 0xE6058840, 32, 1, GROUP(
3232 { PINMUX_CFG_REG("IP0SR0", 0xE6050060, 32, 4, GROUP(
3242 { PINMUX_CFG_REG("IP1SR0", 0xE6050064, 32, 4, GROUP(
3260 { PINMUX_CFG_REG("IP0SR1", 0xE6050860, 32, 4, GROUP(
3270 { PINMUX_CFG_REG("IP1SR1", 0xE6050864, 32, 4, GROUP(
3280 { PINMUX_CFG_REG("IP2SR1", 0xE6050868, 32, 4, GROUP(
3301 { PINMUX_CFG_REG("IP0SR2", 0xE6058060, 32, 4, GROUP(
3311 { PINMUX_CFG_REG("IP1SR2", 0xE6058064, 32, 4, GROUP(
3330 { PINMUX_CFG_REG("IP0SR3", 0xE6058860, 32, 4, GROUP(
[all …]
H A Dpfc-r8a77980.c2536 { PINMUX_CFG_REG("GPSR1", 0xe6060104, 32, 1, GROUP(
2570 { PINMUX_CFG_REG("GPSR2", 0xe6060108, 32, 1, GROUP(
2685 { PINMUX_CFG_REG("IPSR0", 0xe6060200, 32, 4, GROUP(
2695 { PINMUX_CFG_REG("IPSR1", 0xe6060204, 32, 4, GROUP(
2705 { PINMUX_CFG_REG("IPSR2", 0xe6060208, 32, 4, GROUP(
2715 { PINMUX_CFG_REG("IPSR3", 0xe606020c, 32, 4, GROUP(
2725 { PINMUX_CFG_REG("IPSR4", 0xe6060210, 32, 4, GROUP(
2735 { PINMUX_CFG_REG("IPSR5", 0xe6060214, 32, 4, GROUP(
2745 { PINMUX_CFG_REG("IPSR6", 0xe6060218, 32, 4, GROUP(
2755 { PINMUX_CFG_REG("IPSR7", 0xe606021c, 32, 4, GROUP(
[all …]
H A Dpfc-emev2.c1395 { PINMUX_CFG_REG("GPSR0", 0xe0140200, 32, 1, GROUP(
1430 { PINMUX_CFG_REG("GPSR1", 0xe0140204, 32, 1, GROUP(
1465 { PINMUX_CFG_REG("GPSR2", 0xe0140208, 32, 1, GROUP(
1500 { PINMUX_CFG_REG("GPSR3", 0xe014020c, 32, 1, GROUP(
1535 { PINMUX_CFG_REG("GPSR4", 0xe0140210, 32, 1, GROUP(
H A Dpfc-r8a779g0.c3215 { PINMUX_CFG_REG("GPSR1", 0xE6050840, 32, 1, GROUP(
3275 { PINMUX_CFG_REG("GPSR3", 0xE6058840, 32, 1, GROUP(
3309 { PINMUX_CFG_REG("GPSR4", 0xE6060040, 32, 1, GROUP(
3449 { PINMUX_CFG_REG("IP0SR0", 0xE6050060, 32, 4, GROUP(
3459 { PINMUX_CFG_REG("IP1SR0", 0xE6050064, 32, 4, GROUP(
3477 { PINMUX_CFG_REG("IP0SR1", 0xE6050860, 32, 4, GROUP(
3487 { PINMUX_CFG_REG("IP1SR1", 0xE6050864, 32, 4, GROUP(
3497 { PINMUX_CFG_REG("IP2SR1", 0xE6050868, 32, 4, GROUP(
3517 { PINMUX_CFG_REG("IP0SR2", 0xE6058060, 32, 4, GROUP(
3527 { PINMUX_CFG_REG("IP1SR2", 0xE6058064, 32, 4, GROUP(
[all …]
H A Dpfc-r8a77970.c2114 { PINMUX_CFG_REG("GPSR1", 0xe6060104, 32, 1, GROUP(
2231 { PINMUX_CFG_REG("IPSR0", 0xe6060200, 32, 4, GROUP(
2241 { PINMUX_CFG_REG("IPSR1", 0xe6060204, 32, 4, GROUP(
2251 { PINMUX_CFG_REG("IPSR2", 0xe6060208, 32, 4, GROUP(
2261 { PINMUX_CFG_REG("IPSR3", 0xe606020c, 32, 4, GROUP(
2271 { PINMUX_CFG_REG("IPSR4", 0xe6060210, 32, 4, GROUP(
2281 { PINMUX_CFG_REG("IPSR5", 0xe6060214, 32, 4, GROUP(
2291 { PINMUX_CFG_REG("IPSR6", 0xe6060218, 32, 4, GROUP(
2301 { PINMUX_CFG_REG("IPSR7", 0xe606021c, 32, 4, GROUP(
H A Dpfc-r8a77990.c4661 { PINMUX_CFG_REG("GPSR2", 0xe6060108, 32, 1, GROUP(
4788 { PINMUX_CFG_REG("IPSR0", 0xe6060200, 32, 4, GROUP(
4798 { PINMUX_CFG_REG("IPSR1", 0xe6060204, 32, 4, GROUP(
4808 { PINMUX_CFG_REG("IPSR2", 0xe6060208, 32, 4, GROUP(
4818 { PINMUX_CFG_REG("IPSR3", 0xe606020c, 32, 4, GROUP(
4828 { PINMUX_CFG_REG("IPSR4", 0xe6060210, 32, 4, GROUP(
4838 { PINMUX_CFG_REG("IPSR5", 0xe6060214, 32, 4, GROUP(
4848 { PINMUX_CFG_REG("IPSR6", 0xe6060218, 32, 4, GROUP(
4858 { PINMUX_CFG_REG("IPSR7", 0xe606021c, 32, 4, GROUP(
4868 { PINMUX_CFG_REG("IPSR8", 0xe6060220, 32, 4, GROUP(
[all …]
H A Dpfc-r8a77965.c5359 { PINMUX_CFG_REG("GPSR1", 0xe6060104, 32, 1, GROUP(
5460 { PINMUX_CFG_REG("GPSR5", 0xe6060114, 32, 1, GROUP(
5494 { PINMUX_CFG_REG("GPSR6", 0xe6060118, 32, 1, GROUP(
5542 { PINMUX_CFG_REG("IPSR0", 0xe6060200, 32, 4, GROUP(
5552 { PINMUX_CFG_REG("IPSR1", 0xe6060204, 32, 4, GROUP(
5562 { PINMUX_CFG_REG("IPSR2", 0xe6060208, 32, 4, GROUP(
5572 { PINMUX_CFG_REG("IPSR3", 0xe606020c, 32, 4, GROUP(
5582 { PINMUX_CFG_REG("IPSR4", 0xe6060210, 32, 4, GROUP(
5592 { PINMUX_CFG_REG("IPSR5", 0xe6060214, 32, 4, GROUP(
5602 { PINMUX_CFG_REG("IPSR6", 0xe6060218, 32, 4, GROUP(
[all …]
H A Dpfc-r8a77951.c5163 { PINMUX_CFG_REG("GPSR1", 0xe6060104, 32, 1, GROUP(
5264 { PINMUX_CFG_REG("GPSR5", 0xe6060114, 32, 1, GROUP(
5298 { PINMUX_CFG_REG("GPSR6", 0xe6060118, 32, 1, GROUP(
5346 { PINMUX_CFG_REG("IPSR0", 0xe6060200, 32, 4, GROUP(
5356 { PINMUX_CFG_REG("IPSR1", 0xe6060204, 32, 4, GROUP(
5366 { PINMUX_CFG_REG("IPSR2", 0xe6060208, 32, 4, GROUP(
5376 { PINMUX_CFG_REG("IPSR3", 0xe606020c, 32, 4, GROUP(
5386 { PINMUX_CFG_REG("IPSR4", 0xe6060210, 32, 4, GROUP(
5396 { PINMUX_CFG_REG("IPSR5", 0xe6060214, 32, 4, GROUP(
5406 { PINMUX_CFG_REG("IPSR6", 0xe6060218, 32, 4, GROUP(
[all …]
H A Dpfc-r8a7796.c5118 { PINMUX_CFG_REG("GPSR1", 0xe6060104, 32, 1, GROUP(
5219 { PINMUX_CFG_REG("GPSR5", 0xe6060114, 32, 1, GROUP(
5253 { PINMUX_CFG_REG("GPSR6", 0xe6060118, 32, 1, GROUP(
5301 { PINMUX_CFG_REG("IPSR0", 0xe6060200, 32, 4, GROUP(
5311 { PINMUX_CFG_REG("IPSR1", 0xe6060204, 32, 4, GROUP(
5321 { PINMUX_CFG_REG("IPSR2", 0xe6060208, 32, 4, GROUP(
5331 { PINMUX_CFG_REG("IPSR3", 0xe606020c, 32, 4, GROUP(
5341 { PINMUX_CFG_REG("IPSR4", 0xe6060210, 32, 4, GROUP(
5351 { PINMUX_CFG_REG("IPSR5", 0xe6060214, 32, 4, GROUP(
5361 { PINMUX_CFG_REG("IPSR6", 0xe6060218, 32, 4, GROUP(
[all …]
H A Dpfc-r8a779a0.c3165 { PINMUX_CFG_REG("GPSR0", 0xe6058040, 32, 1, GROUP(
3199 { PINMUX_CFG_REG("GPSR1", 0xe6050040, 32, 1, GROUP(
3287 { PINMUX_CFG_REG("GPSR4", 0xe6060040, 32, 1, GROUP(
3461 { PINMUX_CFG_REG("IP0SR1", 0xe6050060, 32, 4, GROUP(
3471 { PINMUX_CFG_REG("IP1SR1", 0xe6050064, 32, 4, GROUP(
3481 { PINMUX_CFG_REG("IP2SR1", 0xe6050068, 32, 4, GROUP(
3503 { PINMUX_CFG_REG("IP0SR2", 0xe6050860, 32, 4, GROUP(
3513 { PINMUX_CFG_REG("IP1SR2", 0xe6050864, 32, 4, GROUP(
3523 { PINMUX_CFG_REG("IP2SR2", 0xe6050868, 32, 4, GROUP(
3555 { PINMUX_CFG_REG("IP0SR4", 0xe6060060, 32, 4, GROUP(
[all …]
H A Dpfc-sh7734.c1636 { PINMUX_CFG_REG("GPSR0", 0xFFFC0004, 32, 1, GROUP(
1670 { PINMUX_CFG_REG("GPSR1", 0xFFFC0008, 32, 1, GROUP(
1704 { PINMUX_CFG_REG("GPSR2", 0xFFFC000C, 32, 1, GROUP(
1738 { PINMUX_CFG_REG("GPSR3", 0xFFFC0010, 32, 1, GROUP(
1773 { PINMUX_CFG_REG("GPSR4", 0xFFFC0014, 32, 1, GROUP(
2341 { PINMUX_CFG_REG("INOUTSEL0", 0xFFC40004, 32, 1, GROUP(GP_INOUTSEL(0)))
2343 { PINMUX_CFG_REG("INOUTSEL1", 0xFFC41004, 32, 1, GROUP(GP_INOUTSEL(1)))
2345 { PINMUX_CFG_REG("INOUTSEL2", 0xFFC42004, 32, 1, GROUP(GP_INOUTSEL(2)))
2347 { PINMUX_CFG_REG("INOUTSEL3", 0xFFC43004, 32, 1, GROUP(GP_INOUTSEL(3)))
2349 { PINMUX_CFG_REG("INOUTSEL4", 0xFFC44004, 32, 1, GROUP(GP_INOUTSEL(4)))
H A Dpfc-r8a7792.c1968 { PINMUX_CFG_REG("GPSR0", 0xE6060004, 32, 1, GROUP(
2031 { PINMUX_CFG_REG("GPSR2", 0xE606000C, 32, 1, GROUP(
2065 { PINMUX_CFG_REG("GPSR3", 0xE6060010, 32, 1, GROUP(
2237 { PINMUX_CFG_REG("GPSR10", 0xE606002C, 32, 1, GROUP(
2271 { PINMUX_CFG_REG("GPSR11", 0xE6060030, 32, 1, GROUP(

12