Home
last modified time | relevance | path

Searched refs:PCLK_SPI1 (Results 1 – 25 of 27) sorted by relevance

12

/linux/drivers/clk/samsung/
H A Dclk-s3c64xx.c223 GATE_BUS(PCLK_SPI1, "pclk_spi1", "pclk", PCLK_GATE, 22),
333 ALIAS(PCLK_SPI1, "s3c6410-spi.1", "spi"),
354 ALIAS(PCLK_SPI1, "s3c6410-spi.1", "spi_busclk0"),
H A Dclk-exynos7.c763 GATE(PCLK_SPI1, "pclk_spi1", "mout_aclk_peric1_66_user",
/linux/include/dt-bindings/clock/
H A Dsamsung,s3c64xx-clock.h67 #define PCLK_SPI1 52 macro
H A Dexynos7-clk.h105 #define PCLK_SPI1 13 macro
H A Drk3188-cru-common.h81 #define PCLK_SPI1 329 macro
H A Drk3308-cru.h187 #define PCLK_SPI1 208 macro
H A Drk3368-cru.h123 #define PCLK_SPI1 339 macro
H A Dpx30-cru.h165 #define PCLK_SPI1 342 macro
H A Drk3288-cru.h131 #define PCLK_SPI1 339 macro
H A Drockchip,rv1126-cru.h321 #define PCLK_SPI1 259 macro
H A Drk3399-cru.h243 #define PCLK_SPI1 348 macro
H A Drockchip,rk3588-cru.h162 #define PCLK_SPI1 147 macro
H A Drk3568-cru.h403 #define PCLK_SPI1 339 macro
/linux/arch/arm/boot/dts/rockchip/
H A Drk3xxx.dtsi467 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
H A Drk3288.dtsi302 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
/linux/drivers/clk/rockchip/
H A Dclk-rk3188.c521 GATE(PCLK_SPI1, "pclk_spi1", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 13, GFLAGS),
H A Dclk-rk3368.c801 GATE(PCLK_SPI1, "pclk_spi1", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 5, GFLAGS),
H A Dclk-rk3288.c736 GATE(PCLK_SPI1, "pclk_spi1", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 5, GFLAGS),
H A Dclk-px30.c859 GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 2, GFLAGS),
H A Dclk-rk3308.c876 GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 5, GFLAGS),
H A Dclk-rv1126.c534 GATE(PCLK_SPI1, "pclk_spi1", "pclk_pdbus", 0,
H A Dclk-rk3399.c1047 GATE(PCLK_SPI1, "pclk_spi1", "pclk_perilp1", 0, RK3399_CLKGATE_CON(23), 11, GFLAGS),
H A Dclk-rk3568.c1360 GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus", 0,
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3368.dtsi252 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
H A Drk3308.dtsi388 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;

12