Home
last modified time | relevance | path

Searched refs:ODMCombineEnabled (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/resource/dcn21/
H A Ddcn21_resource.c830 if (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled in dcn21_fast_validate_bw()
854 …if (!pipe->top_pipe && !pipe->plane_state && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn21_fast_validate_bw()
882 if (context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn21_fast_validate_bw()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c552 enum odm_combine_mode ODMCombineEnabled[],
583 enum odm_combine_mode ODMCombineEnabled[],
2086 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) {
2094 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2174 v->ODMCombineEnabled,
2237 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1)
2240 else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1)
2254 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_disabled) {
2262 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2612 myPipe.ODMCombineIsEnabled = v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c107 mode_lib->vba.ODMCombineEnabled[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
183 mode_lib->vba.ODMCombineEnabled, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
265 mode_lib->vba.ODMCombineEnabled, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
347 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
351 else if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
365 mode_lib->vba.ODMCombineEnabled[k], mode_lib->vba.DSCInputBitPerComponent[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
780 …hParametersWatermarksAndPerformanceCalculation.myPipe.ODMMode = mode_lib->vba.ODMCombineEnabled[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3742 mode_lib->vba.ODMCombineEnabled[k] = in dml32_ModeSupportAndSystemConfigurationFull()
3745 mode_lib->vba.ODMCombineEnabled[k] = dm_odm_combine_mode_disabled; in dml32_ModeSupportAndSystemConfigurationFull()
H A Ddcn32_fpu.c1250 odm = vba->ODMCombineEnabled[vba->pipe_plane[dml_pipe_idx]] != in update_pipe_slice_table_with_split_flags()
2039 odm = vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled; in dcn32_apply_merge_split_flags_helper()
2222 if (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled in dcn32_internal_validate_bw()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.h506 enum odm_combine_mode ODMCombineEnabled[DC__NUM_DPP__MAX]; member
H A Ddisplay_mode_vba.c623 mode_lib->vba.ODMCombineEnabled[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c1754 context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]; in dcn20_calculate_wm()
1763 context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_split_from[i]]; in dcn20_calculate_wm()