Home
last modified time | relevance | path

Searched refs:NoOfDPP (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c2144 mode_lib->vba.NoOfDPP[i][j][k] = 4; in dml32_ModeSupportAndSystemConfigurationFull()
2147 mode_lib->vba.NoOfDPP[i][j][k] = 2; in dml32_ModeSupportAndSystemConfigurationFull()
2150 mode_lib->vba.NoOfDPP[i][j][k] = 1; in dml32_ModeSupportAndSystemConfigurationFull()
2158 mode_lib->vba.NoOfDPP[i][j][k] = 1; in dml32_ModeSupportAndSystemConfigurationFull()
2161 mode_lib->vba.NoOfDPP[i][j][k] = 2; in dml32_ModeSupportAndSystemConfigurationFull()
2166 mode_lib->vba.NoOfDPP[i][j][k] = 1; in dml32_ModeSupportAndSystemConfigurationFull()
2175 if (mode_lib->vba.NoOfDPP[i][j][k] == 1) in dml32_ModeSupportAndSystemConfigurationFull()
2223 mode_lib->vba.NoOfDPP[i][j][NumberOfNonCombinedSurfaceOfMaximumBandwidth] = 2; in dml32_ModeSupportAndSystemConfigurationFull()
2259 mode_lib->vba.NoOfDPPThisState[k] = mode_lib->vba.NoOfDPP[i][j][k]; in dml32_ModeSupportAndSystemConfigurationFull()
2566 mode_lib->vba.NoOfDPPThisState[k] = mode_lib->vba.NoOfDPP[ in dml32_ModeSupportAndSystemConfigurationFull()
[all...]
H A Ddisplay_mode_vba_util_32.h622 unsigned int NoOfDPP[][2][DC__NUM_DPP__MAX],
H A Ddcn32_fpu.c523 num_dpp = vba->NoOfDPP[vba->VoltageLevel][vba->maxMpcComb][vba->pipe_plane[pipe_idx]]; in dcn32_set_phantom_stream_timing()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_dcn4_calcs.c7427 mode_lib->ms.NoOfDPP, in dml_core_ms_prefetch_check()
7461 mode_lib->ms.NoOfDPP[k], in dml_core_ms_prefetch_check()
7468 mode_lib->ms.NoOfDPP[k], in dml_core_ms_prefetch_check()
7487 myPipe->DPPPerSurface = mode_lib->ms.NoOfDPP[k]; in dml_core_ms_prefetch_check()
7613 mode_lib->ms.NoOfDPP, in dml_core_ms_prefetch_check()
7709 calculate_peak_bandwidth_params->num_of_dpp = mode_lib->ms.NoOfDPP; in dml_core_ms_prefetch_check()
7824 mode_lib->ms.TotImmediateFlipBytes += s->per_pipe_flip_bytes[k] * mode_lib->ms.NoOfDPP[k]; in dml_core_ms_prefetch_check()
7876 calculate_peak_bandwidth_params->num_of_dpp = mode_lib->ms.NoOfDPP; in dml_core_ms_prefetch_check()
7963 CalculateWatermarks_params->DPPPerSurface = mode_lib->ms.NoOfDPP; in dml_core_ms_prefetch_check()
8592 mode_lib->ms.NoOfDPP[ in dml_core_mode_support()
[all...]
H A Ddml2_core_dcn4.c432 programming->plane_programming[plane_index].num_dpps_required = core->clean_me_up.mode_lib.mp.NoOfDPP[plane_index]; in pack_mode_programming_params_with_implicit_subvp()
694 in_out->programming->plane_programming[plane_index].num_dpps_required = core->clean_me_up.mode_lib.mp.NoOfDPP[plane_index]; in core_dcn4_mode_programming()
H A Ddml2_core_shared_types.h579 unsigned int NoOfDPP[DML2_MAX_PLANES];
667 unsigned int NoOfDPP[DML2_MAX_PLANES];
578 unsigned int NoOfDPP[DML2_MAX_PLANES]; global() member
666 unsigned int NoOfDPP[DML2_MAX_PLANES]; global() member
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn20/
H A Ddcn20_resource.c1929 if (v->NoOfDPP[vlevel][0][pipe_idx] == 1 && in dcn20_validate_apply_pipe_split_flags()
1959 if (split4mpc || v->NoOfDPP[vlevel][max_mpc_comb][pipe_plane] == 4) in dcn20_validate_apply_pipe_split_flags()
1961 else if (force_split || v->NoOfDPP[vlevel][max_mpc_comb][pipe_plane] == 2) in dcn20_validate_apply_pipe_split_flags()
2046 if (split[i] != 0 && v->NoOfDPP[vlevel][max_mpc_comb][pipe_idx] == 1) { in dcn20_validate_apply_pipe_split_flags()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_core.c4656 s->TotalMaxPrefetchFlipDPTERowBandwidth[j] = s->TotalMaxPrefetchFlipDPTERowBandwidth[j] + p->NoOfDPP[j][k] * p->DPTEBytesPerRow[j][k] / (15.75 * p->HTotal[k] / p->PixelClock[k]); in UseMinimumDCFCLK()
4660 s->NoOfDPPState[k] = p->NoOfDPP[j][k]; in UseMinimumDCFCLK()
6391 mode_lib->ms.NoOfDPPThisState[k] = mode_lib->ms.NoOfDPP[j][k]; in dml_prefetch_check()
6478 myPipe->DPPPerSurface = mode_lib->ms.NoOfDPP[j][k]; in dml_prefetch_check()
6641 mode_lib->ms.TotImmediateFlipBytes = mode_lib->ms.TotImmediateFlipBytes + mode_lib->ms.NoOfDPP[j][k] * (mode_lib->ms.PDEAndMetaPTEBytesPerFrame[j][k] + mode_lib->ms.MetaRowBytes[j][k]); in dml_prefetch_check()
6643 mode_lib->ms.TotImmediateFlipBytes = mode_lib->ms.TotImmediateFlipBytes + mode_lib->ms.NoOfDPP[j][k] * (2 * mode_lib->ms.DPTEBytesPerRow[j][k]); in dml_prefetch_check()
6645 mode_lib->ms.TotImmediateFlipBytes = mode_lib->ms.TotImmediateFlipBytes + mode_lib->ms.NoOfDPP[j][k] * mode_lib->ms.DPTEBytesPerRow[j][k]; in dml_prefetch_check()
6699 mode_lib->ms.NoOfDPP[j], // VBA_ERROR DPPPerSurface is not assigned at this point, should use NoOfDpp here in dml_prefetch_check()
7321 mode_lib->ms.NoOfDPP[j][k] = 4; in dml_core_mode_support()
7324 mode_lib->ms.NoOfDPP[ in dml_core_mode_support()
[all...]
H A Ddisplay_mode_core_structs.h984 dml_uint_t NoOfDPP[2][__DML_NUM_PLANES__]; member
1304 dml_uint_t (*NoOfDPP)[__DML_NUM_PLANES__]; member
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.h741 unsigned int NoOfDPP[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX]; member