Home
last modified time | relevance | path

Searched refs:MMC_TIMING_UHS_DDR50 (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/mmc/core/
H A Ddebugfs.c144 case MMC_TIMING_UHS_DDR50: in mmc_ios_show()
H A Dsd.c492 timing = MMC_TIMING_UHS_DDR50; in sd_set_bus_speed_mode()
665 card->host->ios.timing == MMC_TIMING_UHS_DDR50 || in mmc_sd_init_uhs_card()
676 if (err && card->host->ios.timing == MMC_TIMING_UHS_DDR50) { in mmc_sd_init_uhs_card()
/linux/drivers/mmc/host/
H A Dsdhci-xenon-phy.c650 case MMC_TIMING_UHS_DDR50: in xenon_emmc_phy_set()
784 case MMC_TIMING_UHS_DDR50: in xenon_hs_delay_adj()
H A Dsdhci-pci-arasan.c284 case MMC_TIMING_UHS_DDR50: in arasan_select_phy_clock()
H A Dsdhci-brcmstb.c180 else if ((timing == MMC_TIMING_UHS_DDR50) || in sdhci_brcmstb_set_uhs_signaling()
H A Dmmci_stm32_sdmmc.c303 host->mmc->ios.timing == MMC_TIMING_UHS_DDR50) in mmci_sdmmc_set_clkreg()
H A Dsdhci_am654.c129 [MMC_TIMING_UHS_DDR50] = {"ti,otap-del-sel-ddr50",
H A Dmmci.c492 if (host->mmc->ios.timing == MMC_TIMING_UHS_DDR50 || in mmci_set_clkreg()
1283 if (host->mmc->ios.timing == MMC_TIMING_UHS_DDR50 || in mmci_start_data()
H A Dsdhci-msm.c355 if (ios.timing == MMC_TIMING_UHS_DDR50 || in msm_get_clock_mult_for_bus_mode()
1354 case MMC_TIMING_UHS_DDR50: in sdhci_msm_set_uhs_signaling()
H A Dsdhci-of-dwcmshc.c472 else if ((timing == MMC_TIMING_UHS_DDR50) || in dwcmshc_set_uhs_signaling()
H A Dsdhci-tegra.c1032 case MMC_TIMING_UHS_DDR50: in tegra_sdhci_set_uhs_signaling()
H A Dmtk-sd.c946 case MMC_TIMING_UHS_DDR50: in msdc_new_tx_setting()
994 if (timing == MMC_TIMING_UHS_DDR50 || in msdc_set_mclk()
H A Ddw_mmc.c1464 ios->timing == MMC_TIMING_UHS_DDR50 || in dw_mci_set_ios()
/linux/drivers/staging/greybus/
H A Dsdio.c665 case MMC_TIMING_UHS_DDR50: in gb_mmc_set_ios()